

8		7		6		5		4		3		2		1											
<div>1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.</div> <div>2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.</div> <div>3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.</div> <div>J17 MLB</div> <div>LAST_MODIFIED=Fri May 31 13:43:58 2013</div>												REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE										
												A	0002056619	PRODUCTION RELEASED	2013-05-30										

BOM VARIANTS

BOM NUMBER	BOM NAME	BOM OPTIONS
639-4206	PCBA,MLB,GOOD,HYNIX,J17	J17_COMMON,J17,CPU:GOOD,GPU:GK107EGX,FB:2G_HYNIX,FBA,FBB,SSD:Y,EERE:F8YL
639-4418	PCBA,MLB,GOOD,ELPIDA,J17	J17_COMMON,J17,CPU:GOOD,GPU:GK107EGX,FB:2G_ELPIDA,FBA,FBB,SSD:Y,EERE:FCTC
985-0047	PCBA,MLB,DEV,J17	DEVELOPMENT,J17_DEVEL

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4532	1	88W, 8814E, P9Q, CO, 3.2G, 84W, 4+2, 1.15, 6H, LGA	CPU	CRITICAL	CPU:GOOD
337S4505	1	88W, Q870, QS, CO, 3.2G, 84W, 4+2, 1.15, 6H, LGA	CPU	CRITICAL	CPU:GOOD_TDP

CPU SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0080	1	SOCKET,MOLEX,LGA1150,CPU-HF	U0500	CRITICAL	

BOM Groups

BOM GROUP	BOM OPTIONS
J17_COMMON	COMMON,ALTERNATE,J17_COMMON1,J17_PROGPARTS
J17_COMMON1	XDP,SPEAKERID,TBTHV:P12V,CPUVCC:4PHASE,EXT_GPU:YES,VDDQ:P1V5
J17_PROGPARTS	SMC:PROG,BOOTROM:PROG,TBTROM:PROG,CIVROM:PROG,CAMROM:PROG,BLCMCU:PROG
J17_DEVEL	XDP_CONN,LPCPLUS,DDRVREF_DAC
DEVEL_SENSORS	TEMPSNSDEVID,AP_ISNS:Y
J17_PRODUCTION	AP_ISNS:N

ASICs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33784541	1	1C,SR158,287,LPT-D,C2,FRQ,23K22MH,PCMG4T08	U1100	CRITICAL	
33784562	1	1C,Q9ML,LPT-D,C2,SQR,23K22MH,PCMG4T08	U1100	CRITICAL	PCH_TDP
338S1113	1	1C,TBT,CS-4C,B1,FRQ,28K FCBG4,12X12MH	U2800	CRITICAL	
343S0616	1	1C,BCM57766A1,ENET&SD,8X8	U3900	CRITICAL	

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S3880	1	IC,PROGRMD,EFI ROM,V0095,J17	U5210	CRITICAL	BOOTROM:PROG
335S0807	1	IC,64 MBIT SPI SERIAL FLASH	U5210	CRITICAL	BOOTROM:BLANK
341S3874	1	IC,PROG,SMC-A3,V2.14F9,PVT,J17	U5000	CRITICAL	SMC:PROG
338S1159	1	IC,SMC,LM4FS1BH5BBCIGR,SCPL	U5000	CRITICAL	SMC:BLANK
341S3860	1	IC,EEPROM,CR,V23.10,J17	U2890	CRITICAL	TBTROM:PROG
335S0865	1	IC,EEPROM,SERIAL,8KB,MLP8	U2890	CRITICAL	TBTROM:BLANK
341S3735	1	IC,ENET 1MBIT, EFI,ROM, V1.13 J17	U3990	CRITICAL	CIVROM:PROG
335S0862	1	IC,SERIAL FLASH,2MBIT, 2.7V, REF F	U3990	CRITICAL	CIVROM:BLANK
341S3778	1	IC,CAMERA FLASH,V7230,J16/17	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC,FLASH,SPI,1MBIT, V303	U4202	CRITICAL	CAMROM:BLANK
341S3674	1	IC,BLC,MCU, FPROGRAMMED, 9V24, D8	U8100	CRITICAL	BLCMCU:PROG
337S3978	1	IC,BLC MCU LPC1112FBD64/01, LQFP64	U8100	CRITICAL	BLCMCU:BLANK

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7896	1	LABEL,MLB,2D	EEEE_F8YL	CRITICAL	EEEE:F8YL
825-7896	1	LABEL,MLB,2D	EEEE_FCTC	CRITICAL	EEEE:FCTC

J17 SCHEMATIC / PCB #'S

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9884	1	SCH,MLB,J17	SCH1	CRITICAL	J17
820-3478	1	PCBF,MLB,J17	PCB1	CRITICAL	J17


J17 ALTERNATES


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0147	377S0126		ALL	USB Diodes Array
377S0155	377S0104		ALL	USB Diode
157S0084	157S0058		ALL	Enet Magnetics
376S0975	376S1081		ALL	P/NCH DUAL FET
128S0365	128S0368		ALL	150UF CAPS BLK
138S0803	138S0804		ALL	2.2UF CAPS SOFT
126-0161	126-0160		ALL	56UF CAPS 10X12 THD
197S0481	197S0480		Y1950	25MHz PCH Xtal
197S0479	197S0478		ALL	12MHz Cam Xtal
372S0186	372S0185		ALL	Alt temp diode
107S0251	107S0249		R5520	Alt 2mOhm sense
107S0254	107S0241		R5450, R5480	Alt 5Mohm sense
107S0255	107S0240		R5450, R5480	Alt 1mOhm sense
341S3747	341S3735		U3990	ENET ROM,ATMEL,V1.13
138S0681	138S0638		ALL	10uF Caps
376S1106	376S0969		ALL	N-Ch FET
138S0860	138S0775		ALL	Single-source 1uF
138S0859	138S0788		ALL	Single-source 10uF


Y4200 and Y8105

GPU and VRAM


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4430	1	IC,GPU,RV,GK107-BGX,PG-A2	U8700	CRITICAL	GPU:GK107BGX
333S0630	4	IC,DDR5,2GBIT,64KX32,GBNBA-DIE,1708 FBGA	U9200,U9250,U9300,U9350	CRITICAL	FB:2G_HYNIX
333S0695	4	IC,DDR5,2GBIT,64KX32,B-DIE,1708 FBGA	U9200,U9250,U9300,U9350	CRITICAL	FB:2G_ELPIDA

SYNC MASTER=J17 DINI		SYNC DATE=02/06/2013	
PAGE TITLE			
<h1>BOM Configuration</h1>			
	<h2>Apple Inc.</h2>		DRAWING NUMBER
			051-9884
		SIZE	D
		REVISION	
		A.0.0	
		BRANCH	
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>			
		PAGE	2 OF 127
		SHEET	2 OF 106







CPU Heatsink
4MM PLATED HOLES (998-4158)




GPU HEATSINK MOUNTING FEATURES
(998-5013. PLATED HOLE, 3.2MM DIA, 6MM PAD TOP/BOT)




Rear Cover
998-5014 (PLATED HOLES, 4MM DRILL, 8.5MM TOP, 8MM BOT)




Rear Cover
860-1487 (PCB STANDOFF)




WIRELESS CARD MTG HOLES
998-4938 (PLATED HOLES, 1.9MM INNER DIAMETER, 4.3MM PAD)




HEATPIPE MTG HOLES
998-4640 (PLATED HOLES, 10MM DIA, 12MM PAD)




SSD STANDOFF
APN: 860-1624



www.vinafix.vn

SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
Holes/PD parts		DRAWING NUMBER	SIZE
	Apple Inc.	051-9884	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		A.0.0	
		BRANCH	
		PAGE	4 OF 127
		SHEET	4 OF 106



D

C

B

A


D


C

B

A


CFG [7] :PEG DEFER TRAINING	1 = (default) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (default) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED(default) 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION(default) 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION(default) 0 = LANES REVERSED






INTEL'S HASWELL DT EDS SAYS THAT ALL RSVD AND RSVD_NCTF SHOULD BE NC'D

SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
CPU DDR3 Interfaces			
Apple Inc.		DRAWING NUMBER	051-9884
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		7 OF 127	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		7 OF 106	
IV ALL RIGHTS RESERVED			




Y7,K9 FOR FUTURE CPU COMPATIBILITY
NC FOR NOW BUT NEEDED FOR 2014 CPUS



CPU VCORE DECOUPLING


Intel Recommendation:22x 22UF 0805,topside (18 inside cavity, 4 north of processor),8x 470uF bulk caps(5 stuffed,3 no-stuffed)
Apple Implementation:28x 22UF 0603 per Harold
18x 10UF 0603 placed inside socket cavity


Layout Note: These caps should be placed symmetrically on Top and Bottom sides.
BULK CAPS ON CPU VREG PAGE 71




Memory (CPU VCCDDR) DECOUPLING

Intel Recommendation:9x 22UF 0805 near CPU power pins
Apple Implementation:9x 22UF 0603 per Harold
Layout Note: These caps should be placed symmetrically on Top and Bottom sides.



SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
CPU DECOUPLING			
	Apple Inc.	DRAWING NUMBER	051-9884
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	10 OF 127
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 106
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks.
PEG-attached (CPU) PCIe devices must use one set,
while PCH-attached PCIe devices use the other set.
If 2 or less devices are attached to PEG the
CLKOUT_PEG outputs can be used for those devices.

SYNC MASTER=J17 ULTIMATE

SYNC DATE=05/16/2013

PAGE TITLE

PCH RTC/HDA/JTAG/SATA/CLK

 Apple Inc.

DRAWING NUMBER
051-9884

SIZE
D


REVISION
A.0.0


BRANCH


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE
11 OF 127


























SHEET
11 OF 106

















System 25MHz Clock Generator




PCH Reset Button




RTC Power Sources



PCH RTC Crystal





Clock series termination




PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting.



SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
Chipset Support			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-9884	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	19 OF 127
		SHEET	19 OF 106




SYNC MASTER=J17 ULTIMATE

SYNC DATE=05/16/2013

PAGE TITLE

Project Chipset Support



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9884

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

20 OF 127

SHEET

20 OF 106


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

MEMVTT_EN = PLT_RESET_L * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L





MEM S0 "PGOOD" FOR CPU



MEMVTT Clamp


Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	CPU_MEM_RESET_L	1
to	1	0	1	1	1	1
2	0	0	1	1	1	0
3	0	0	0	X	1	0
4	0	0	1	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	1	CPU_MEM_RESET_L	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must de-assert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
CPU Memory S3 Support			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-9884	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		21	OF 127
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		21	OF 106
IV ALL RIGHTS RESERVED			

BOM options provided by this page:

- DDRVREF DAC - Stuffs DAC margining circuit.


FETs for CPU isolation during S3



NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure ISOLATE_CPU_MEM_L is low to remove short due to CPU.

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.




RST* on 'platform reset' so that system watchdog will disable margining.


NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	DDR3 (1.5V)		DDR3L (1.35V)		<div>DDR3 (1.5V)</div> <div>DDR3L (1.35V)</div>
Nominal value	0.750V (DAC: 0x3A = 0.747mV)		0.675V (DAC: 0x34 = 0.670mV)		1.500V (DAC: 0x74 = 1.495V) 1.343V (DAC: 0x68 = 1.341V)
Margined target:	0.300V - 1.200V (+/- 450mV)		0.275V - 1.075V (+/- 400mV)		1.200V - 1.800V (+/- 300mV) 0.950V - 1.750V (+/- 400mV)
DAC range:	0.000V - 1.508V (0x00 - 0x75)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 3.004V (0x00 - 0xE9) 0.000V - 2.707V (0x00 - 0xD2)
Margined range:	0.299V - 1.206V (+/- 453mV)		0.269V - 1.083V (+/- 406mV)		1.199V - 1.801V (+/- 301mV) 0.932V - 1.760V (+/- 414mV)
VRef current:	+901uA - -911uA (- = sourced)		+811uA - -816uA (- = sourced)		+36uA - -36uA (- = sourced) +28uA - -29uA (- = sourced)
DAC step size:	7.68mV / step @ output		7.67mV / step @ output		2.575mV / step @ output 3.923mV / step @ output

NOTE: DDR3 assumes TPS51916 supply with 10.0k/49.9k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

Always used, regardless
of margining option.



SYNC MASTER-317 ULTIMATE		SYNC DATE=05/16/20	
PAGE TITLE			
DDR3 VREF MARGINING			
 Apple Inc.		DRAWING NUMBER	051-9884
		STANDARD	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	22 OF 127
		SHEET	22 OF 106

Page Notes







Power aliases required by this page:

```
- =PP1V5_S0_MEM_A
- =PPVDDQ_S3_MEM_A
- =PPDDRVTT_S0_MEM_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)
```

Signal aliases required by this page:









```
- #I2C_SODIMMA_SCL
- #I2C_SODIMMA_SDA
```


BOM options provided by this page:
(NONE)




P/N: 516S1019

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)







Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_B
- =PPVDDQ_S3_MEM_B
- =PPDDRVT_S0_MEM_B
- =PP3V3_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_S0DIMM_B_SCL
- =I2C_S0DIMM_B_SDA


BOM options provided by this page:

(NONE)

P/N: 516S1019

J2500
SODIMM-P.0.60-D8

F-ANG-SM-1
SYM 2 OF 2



SYNC MASTER=J17 ULTIMATE SYNC DATE=05/16/2013

PAGE TITLE

DDR3 SO-DIMM CONNECTOR B SLOT00



Apple Inc.

DRAWING NUMBER
051-9884

SIZE
D

REVISION
A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE

PROPRIETARY PROPERTY OF APPLE INC.

THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


BRANCH

PAGE

25 OF 127

SHEET

25 OF 106



Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_B
- =PPVDDQ_S3_MEM_B
- =PPDDRVT_S0_MEM_B
- =PP3V3_S0_MEM_B (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_SODIMM_SCL
- =I2C_SODIMM_SDA

BOM options provided by this page:

(NONE)

P/N: 516S1019




PAGE TITLE		SYNC DATE=05/16/2013	
DDR3 SO-DIMM CONNECTOR B SLOT11		DRAWING NUMBER	051-9884
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 127
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 106
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
THERE ARE NO PIN SWAPS							
D	92 7 MEM A DQS N<0> MAKE_BASE=TRUE == ==MEM A DQS N<0> 23 24	92 7 MEM B DQS N<0> MAKE_BASE=TRUE == ==MEM B DQS N<0> 25 26					
	92 7 MEM A DQS P<0> MAKE_BASE=TRUE == ==MEM A DQS P<0> 23 24	92 7 MEM B DQS P<0> MAKE_BASE=TRUE == ==MEM B DQS P<0> 25 26					
	92 7 MEM A DQ<7> MAKE_BASE=TRUE == ==MEM A DQ<7> 23 24	92 7 MEM B DQ<7> MAKE_BASE=TRUE == ==MEM B DQ<7> 25 26					
	92 7 MEM A DQ<6> MAKE_BASE=TRUE == ==MEM A DQ<6> 23 24	92 7 MEM B DQ<6> MAKE_BASE=TRUE == ==MEM B DQ<6> 25 26					
	92 7 MEM A DQ<5> MAKE_BASE=TRUE == ==MEM A DQ<5> 23 24	92 7 MEM B DQ<5> MAKE_BASE=TRUE == ==MEM B DQ<5> 25 26					
	92 7 MEM A DQ<4> MAKE_BASE=TRUE == ==MEM A DQ<4> 23 24	92 7 MEM B DQ<4> MAKE_BASE=TRUE == ==MEM B DQ<4> 25 26					
	92 7 MEM A DQ<3> MAKE_BASE=TRUE == ==MEM A DQ<3> 23 24	92 7 MEM B DQ<3> MAKE_BASE=TRUE == ==MEM B DQ<3> 25 26					
	92 7 MEM A DQ<2> MAKE_BASE=TRUE == ==MEM A DQ<2> 23 24	92 7 MEM B DQ<2> MAKE_BASE=TRUE == ==MEM B DQ<2> 25 26					
	92 7 MEM A DQ<1> MAKE_BASE=TRUE == ==MEM A DQ<1> 23 24	92 7 MEM B DQ<1> MAKE_BASE=TRUE == ==MEM B DQ<1> 25 26					
	92 7 MEM A DQ<0> MAKE_BASE=TRUE == ==MEM A DQ<0> 23 24	92 7 MEM B DQ<0> MAKE_BASE=TRUE == ==MEM B DQ<0> 25 26					
C	92 7 MEM A DQS N<1> MAKE_BASE=TRUE == ==MEM A DQS N<1> 23 24	92 7 MEM B DQS N<1> MAKE_BASE=TRUE == ==MEM B DQS N<1> 25 26					
	92 7 MEM A DQS P<1> MAKE_BASE=TRUE == ==MEM A DQS P<1> 23 24	92 7 MEM B DQS P<1> MAKE_BASE=TRUE == ==MEM B DQS P<1> 25 26					
	92 7 MEM A DQ<15> MAKE_BASE=TRUE == ==MEM A DQ<15> 23 24	92 7 MEM B DQ<15> MAKE_BASE=TRUE == ==MEM B DQ<15> 25 26					
	92 7 MEM A DQ<14> MAKE_BASE=TRUE == ==MEM A DQ<14> 23 24	92 7 MEM B DQ<14> MAKE_BASE=TRUE == ==MEM B DQ<14> 25 26					
	92 7 MEM A DQ<13> MAKE_BASE=TRUE == ==MEM A DQ<13> 23 24	92 7 MEM B DQ<13> MAKE_BASE=TRUE == ==MEM B DQ<13> 25 26					
	92 7 MEM A DQ<12> MAKE_BASE=TRUE == ==MEM A DQ<12> 23 24	92 7 MEM B DQ<12> MAKE_BASE=TRUE == ==MEM B DQ<12> 25 26					
	92 7 MEM A DQ<11> MAKE_BASE=TRUE == ==MEM A DQ<11> 23 24	92 7 MEM B DQ<11> MAKE_BASE=TRUE == ==MEM B DQ<11> 25 26					
	92 7 MEM A DQ<10> MAKE_BASE=TRUE == ==MEM A DQ<10> 23 24	92 7 MEM B DQ<10> MAKE_BASE=TRUE == ==MEM B DQ<10> 25 26					
	92 7 MEM A DQ<9> MAKE_BASE=TRUE == ==MEM A DQ<9> 23 24	92 7 MEM B DQ<9> MAKE_BASE=TRUE == ==MEM B DQ<9> 25 26					
	92 7 MEM A DQ<8> MAKE_BASE=TRUE == ==MEM A DQ<8> 23 24	92 7 MEM B DQ<8> MAKE_BASE=TRUE == ==MEM B DQ<8> 25 26					
B	92 7 MEM A DQS N<2> MAKE_BASE=TRUE == ==MEM A DQS N<2> 23 24	92 7 MEM B DQS N<2> MAKE_BASE=TRUE == ==MEM B DQS N<2> 25 26					
	92 7 MEM A DQS P<2> MAKE_BASE=TRUE == ==MEM A DQS P<2> 23 24	92 7 MEM B DQS P<2> MAKE_BASE=TRUE == ==MEM B DQS P<2> 25 26					
	92 7 MEM A DQ<23> MAKE_BASE=TRUE == ==MEM A DQ<23> 23 24	92 7 MEM B DQ<23> MAKE_BASE=TRUE == ==MEM B DQ<23> 25 26					
	92 7 MEM A DQ<22> MAKE_BASE=TRUE == ==MEM A DQ<22> 23 24	92 7 MEM B DQ<22> MAKE_BASE=TRUE == ==MEM B DQ<22> 25 26					
	92 7 MEM A DQ<21> MAKE_BASE=TRUE == ==MEM A DQ<21> 23 24	92 7 MEM B DQ<21> MAKE_BASE=TRUE == ==MEM B DQ<21> 25 26					
	92 7 MEM A DQ<20> MAKE_BASE=TRUE == ==MEM A DQ<20> 23 24	92 7 MEM B DQ<20> MAKE_BASE=TRUE == ==MEM B DQ<20> 25 26					
	92 7 MEM A DQ<19> MAKE_BASE=TRUE == ==MEM A DQ<19> 23 24	92 7 MEM B DQ<19> MAKE_BASE=TRUE == ==MEM B DQ<19> 25 26					
	92 7 MEM A DQ<18> MAKE_BASE=TRUE == ==MEM A DQ<18> 23 24	92 7 MEM B DQ<18> MAKE_BASE=TRUE == ==MEM B DQ<18> 25 26					
	92 7 MEM A DQ<17> MAKE_BASE=TRUE == ==MEM A DQ<17> 23 24	92 7 MEM B DQ<17> MAKE_BASE=TRUE == ==MEM B DQ<17> 25 26					
	92 7 MEM A DQ<16> MAKE_BASE=TRUE == ==MEM A DQ<16> 23 24	92 7 MEM B DQ<16> MAKE_BASE=TRUE == ==MEM B DQ<16> 25 26					
A	92 7 MEM A DQS N<3> MAKE_BASE=TRUE == ==MEM A DQS N<3> 23 24	92 7 MEM B DQS N<3> MAKE_BASE=TRUE == ==MEM B DQS N<3> 25 26					
	92 7 MEM A DQS P<3> MAKE_BASE=TRUE == ==MEM A DQS P<3> 23 24	92 7 MEM B DQS P<3> MAKE_BASE=TRUE == ==MEM B DQS P<3> 25 26					
	92 7 MEM A DQ<31> MAKE_BASE=TRUE == ==MEM A DQ<31> 23 24	92 7 MEM B DQ<31> MAKE_BASE=TRUE == ==MEM B DQ<31> 25 26					
	92 7 MEM A DQ<30> MAKE_BASE=TRUE == ==MEM A DQ<30> 23 24	92 7 MEM B DQ<30> MAKE_BASE=TRUE == ==MEM B DQ<30> 25 26					
	92 7 MEM A DQ<29> MAKE_BASE=TRUE == ==MEM A DQ<29> 23 24	92 7 MEM B DQ<29> MAKE_BASE=TRUE == ==MEM B DQ<29> 25 26					
	92 7 MEM A DQ<28> MAKE_BASE=TRUE == ==MEM A DQ<28> 23 24	92 7 MEM B DQ<28> MAKE_BASE=TRUE == ==MEM B DQ<28> 25 26					
	92 7 MEM A DQ<27> MAKE_BASE=TRUE == ==MEM A DQ<27> 23 24	92 7 MEM B DQ<27> MAKE_BASE=TRUE == ==MEM B DQ<27> 25 26					
	92 7 MEM A DQ<26> MAKE_BASE=TRUE == ==MEM A DQ<26> 23 24	92 7 MEM B DQ<26> MAKE_BASE=TRUE == ==MEM B DQ<26> 25 26					
	92 7 MEM A DQ<25> MAKE_BASE=TRUE == ==MEM A DQ<25> 23 24	92 7 MEM B DQ<25> MAKE_BASE=TRUE == ==MEM B DQ<25> 25 26					
	92 7 MEM A DQ<24> MAKE_BASE=TRUE == ==MEM A DQ<24> 23 24	92 7 MEM B DQ<24> MAKE_BASE=TRUE == ==MEM B DQ<24> 25 26					

SYNC MASTER=J17 ULTIMATE

SYNC DATE=05/16/2013

DDR3 ALIASES AND BITSWAPS

 Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
051-9884

REVISION
A.0.0

PAGE
27 OF 127

SHEET
27 OF 106





EDP current / power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE		Thunderbolt Host (2 of 2)	
		DRAWING NUMBER	051-9884
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	29 OF 127
		SHEET	29 OF 106

Page Notes

Power aliases required by this page:

- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)
- =PP3V3_TBT_P3V3TBTFFET (3.3V FET Input)
- =PP3V3_TBT_FET (3.3V FET Output)
- =PP3V3_S0_TBTFWRCTL
- =PP1V05_TBT_P1V05TBTFFET (1.05V FET Input)
- =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:

- =TBT_CLKREQ_L
- =TBT_RESET_L


BOM options provided by this page:

TBTBST:Y - Stuffs 15V boost circuitry.


Supervisor & CLKREQ# Isolation



3.3V TBT "LC" Switch




1.05V TBT "LC" Switch




TBT "POC" Power-up Reset

Intel investigating whether RC is sufficient.



1.05V TBT "CIO" Switch



SYNC MASTER=J17 ULTIMATE

SYNC DATE=05/16/2013

Thunderbolt Power Support

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9884

REVISION

A.0.0

PAGE

30 OF 127

SHEET

30 OF 106

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
311S0596	311S0593		ALL	TI Alternate
128S0398	128S0220		ALL	3.3V INPUT CAP

D

B



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


B

C





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---








AIRPORT
BLUETOOTH

SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
AIRPORT/BT			
 Apple Inc.		DRAWING NUMBER	051-9884
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	35 OF 127
		SHEET	34 OF 106



SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
SATA/SSD Connectors			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9884		D
	REVISION		
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	37 OF 127
		SHEET	35 OF 106





BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
Special Star routing needed on these pins. Decoupling on Pg 37.

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Avoids need for EFI to program at startup. (Required ROM size 1 Mbit)

SYNC MASTER=J17 ULTIMATE

SYNC DATE=05/16/2013

ETHERNET PHY (CAESAR IV)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9884

SIZE

D

REVISION


A.0.0

PAGE


39 OF 127

SHEET

37 OF 106







A





J4200
20455-A20E-32
F-RT-SM


Pinout diagram for J4200 connector. The diagram shows a 26-pin connector with pins numbered 1 through 26. Pins 1 through 20 are on the left side, and pins 21 through 26 are on the right side. Pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, and 20 are connected to a common ground. Pins 21, 22, 23, 24, 25, and 26 are connected to a common power supply.










SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
Internal DP Support		DRAWING NUMBER	
 Apple Inc.		051-9884	
		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	
		44 OF 127	
		SHEET	
		42 OF 106	






SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE		EXTERNAL USB PORTS A & B	
Apple Inc.		DRAWING NUMBER	051-9884
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 127
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 106
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
EXTERNAL USB PORTS C & D		DRAWING NUMBER	SHEET
 Apple Inc.		051-9884	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		47 OF 127	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		45 OF 106	
IV ALL RIGHTS RESERVED			



D

C

B

A


D

C


B

A


SPI BootROM




LPC+SPI Connector




SPI Series Termination




SMC SPI Support



PAGE TITLE		PAGE NUMBER	
SPI and Debug Connector		051-9884	
Apple Inc.		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		52 OF 127	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		48 OF 106	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13280304	1	CAP,0.22UF,201	C5435	AP_ISNS:Y
11780201	1	RES,0 OHM,201	C5435	AP_ISNS:N

D

C

B

A

D


C

B

A


8 7 6 5 4 3 2 1

SSD S0 (IH1R:ADC20/VR3R:ADC21) I-sense for SSD / V-sense for PP3V3_S5)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13280304	2	CAP,0.22UF,201	C5525,C5526	SSD:Y
11780201	2	RES,0 OHM,201	C5525,C5526	SSD:N


PP1V5_S0 (VC0M:ADC4/IC0M:ADC5)
lowside Sense for VCCVRM,PCH,CPU mem, audio



VDDQ S3 (VM0R:ADC6/IM0R:ADC7)

VDDQ lowside sense for S0-DIMM modules



SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
I and V Sense(Continued)			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9884	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
		55 OF 127	
		SHEET	
		51 OF 106	

8 7 6 5 4 3 2 1

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode

[illegible]

GPU Proximity

TSNS_2_1_P 52 106

Q5650.3:2MM
C5650
2.2PF
+/-0.1PF
25V
NPO
201

TSNS_2_1_N 52 106

PLACEMENT_NOTE=Place Q5550 near GPU and GDDR5

Ambient

TSNS_2_2_P 52 106

Q5655.3:2MM
C5655
2.2PF
+/-0.1PF
25V
NPO
201

TSNS_2_2_N 52 106

PLACEMENT_NOTE=Place Q5555 near bottom of board

BLC Proximity

TSNS_2_3_P 52 106

Q5660.3:2MM
C5660
2.2PF
+/-0.1PF
25V
NPO
201

TSNS_2_3_N 52 106

PLACEMENT_NOTE=Place Q5560 near BLC VR

SO-DIMM Proximity 1

TSNS_2_4_P 52 106

NO_XNET_CONNECTION=TRUE
Q5670.3:2MM
C5670
2.2PF
+/-0.1PF
25V
NPO
201

TSNS_2_4_N 52 106

PLACEMENT_NOTE=Place Q5570 near SO-DIMM connectors (top left)

SO-DIMM Proximity 2

TSNS_2_5_P 52 106

NO_XNET_CONNECTION=TRUE
Q5675.3:2MM
C5675
2.2PF
+/-0.1PF
25V
NPO
201

TSNS_2_5_N 52 106

PLACEMENT_NOTE=Place Q5575 near SO-DIMM connectors (top right)

SO-DIMM Proximity 3

TSNS_2_6_P 52 106

NO_XNET_CONNECTION=TRUE
Q5680.3:2MM
C5680
2.2PF
+/-0.1PF
25V
NPO
201

TSNS_2_6_N 52 106

PLACEMENT_NOTE=Place Q5580 near SO-DIMM connectors (bottom left)

SO-DIMM Proximity 4

TSNS_2_7_P 52 106

NO_XNET_CONNECTION=TRUE
Q5685.3:2MM
C5685
2.2PF
+/-0.1PF
25V
NPO
201

TSNS_2_7_N 52 106

PLACEMENT_NOTE=Place Q5585 near SO-DIMM connectors (bottom right)

MLB Proximity

Q5604 BC846BLP DFN1006H4-3

TSNS_1_1_P 52 106

NO XNET CONNECTION=TRUE

L5600.272MM

C5601 0.0022UF 100 50V CERM 402

TSNS_1_1_N 52 106

PLACEMENT_NOTE=PLACE Q5504 UNDER CPU

CPU Proximity

Q5605 BC846BLP DFN1006H4-3

TSNS_1_2_P 52 106

NO XNET CONNECTION=TRUE

Q5605.372MM

C5605 2.2PF 57 50.1PF 250 NP0 201

TSNS_1_2_N 52 106

PLACEMENT_NOTE=PLACE Q5505 NEAR CPU

AC/DC Via connector to diode inside PSU

J6901.5:30MM

L5610 FERR-220-OHM

TSNS_1_3_P 52 106

0402

J6901.4:30MM

L5611 FERR-220-OHM

C5610 0.0022UF 100 50V CERM 402

TSNS_1_3_N 52 106

0402

SNS_ACDC_P

SNS_ACDC_N

U5600 Sensor Module

U5600 EMC1414-1-AIZL MSOP

VDD 1

DP1 2

DN1 3

DN2/DN3 4

DN2/DP3 5

GND 6

ALERT*/ADDR 7

ALERT* 8

SMDATA 9

SMCLK 10

NC

TSNS_1_ALERT_L

=SMB_SNS1_SDA

=SMB_SNS1_SCL

I2C Address (EMC1414-1):

0x98 (Write)

0x99 (Read)

Note:


Make sure these caps are OK with U5600 vendor!

PLACEMENT_NOTE=PLACE U5600 NEAR PSU CONNECTOR

Internal sensor of the EMC 1414 will be used as MLB sensor.

MLB PROX 0 (Tm0p)

NOTE - Follow TI layout guide (SBOU018.pdf) for this part!!!


SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
Temperature Sensors			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9884	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		PAGE 56 OF 127 SHEET 52 OF 106	


Note:

The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q6010 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q6010 is at common and the SMC sinks current when Q6010 is on.


This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.

Otherwise, this is simply a pass-FET.
See RADAR: 10565825- D7: Need scematic and PCB file of fan(All Vendors).







PAGE TITLE		SYNC DATE=05/16/2013	
AUDIO: CODEC/REGULATORS		DRAWING NUMBER	
Apple Inc.		051-9884	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 127	
IV ALL RIGHTS RESERVED		SHEET	
		54 OF 106	



SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE		AUDIO: HEADPHONE AMP	
Apple Inc.		DRAWING NUMBER	051-9884
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 127
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	55 OF 106
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SPEAKER AMP GAIN = +12 DB
SPEAKER AMP RIN = 40K NOMINAL
FC HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HP, WOOFERS = ~4 HZ (1.0 UF)

PINS 14 & 15 ARE TEST PINS AND SHOULD BE TIED TO GND

EDGE RATE CONTROL	R6404	R6405	AUD_RAMP_MONO NET:	GAIN	R6406	R6407
ON	0 OHM	NOSTUFF	HIGH = MONO OPERATION	+9 DB	NOSTUFF	0 OHM
OFF	NOSTUFF	0 OHM	LOW = STEREO OPERATION	+12 DB	NOSTUFF	47 KOHM
				+15 DB	NOSTUFF	NOSTUFF
				+18 DB	47 KOHM	NOSTUFF
				+24 DB	0 OHM	NOSTUFF

SYNC MASTER=J17 ULTIMATE

SYNC DATE=05/16/2013

AUDIO: RIGHT SPKR AMP

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9884

SIZE

D

REVISION

A.0.0


BRANCH

PAGE

64 OF 127

SHEET

57 OF 106





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

C

C

A






SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
Power Connectors /		VReg G3Hot	
 Apple Inc.		DRAWING NUMBER	051-9884
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 127
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 106
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

$$\text{Switching freq: } 403 \text{ kHz} = \frac{5 \text{ E10}}{\text{R7003}}$$




Compensation and feedback




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480324	1	RES,12.7K,402	R7016	CPUVCC:3PHASE
11480316	1	RES,10.2K,402	R7016	CPUVCC:4PHASE

Voltage sense input	IMON output	Temp measurement
---------------------	-------------	------------------

Temp measurement




Straps





Power goods	VRHot to ProcHot
<p>Power goods</p>	<p>VRHot to ProcHot</p>

VRHot to Prochot



J16: 3PHASE				
J17: 4PHASE				
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
118S0311	1	RES, 340K, 201	R7001	CPUVCC: 3PHASE
118S0116	1	RES, 158K, 201	R7001	CPUVCC: 4PHASE
118S0575	1	RES, 95.3K, 201	R7002	CPUVCC: 3PHASE
118S0380	1	RES, 44.2K, 201	R7002	CPUVCC: 4PHASE
114S0206	1	RES, 750 OHM, 402	R7032	CPUVCC: 3PHASE
114S0210	1	RES, 825 OHM, 402	R7032	CPUVCC: 4PHASE
114S0208	1	RES, 787 OHM, 402	R7034	CPUVCC: 3PHASE
114S0189	1	RES, 499 OHM, 402	R7034	CPUVCC: 4PHASE
114S0179	1	RES, 402 OHM, 402	R7050	CPUVCC: 3PHASE
114S0184	1	RES, 453 OHM, 402	R7050	CPUVCC: 4PHASE

SYNCH MASTER-J17 ULTIMATE		SYNCH DATE=05/16/2013	
PAGE TITLE			
VReg CPU VCC Cntl			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9884		D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 70 OF 127	
		SHEET 63 OF 106	



SYNC MASTER=J17 ULTIMATE

SYNC DATE=05/16/2013

VReg CPU VCC Phases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9884

SIZE

D

REVISION

A.0.0


BRANCH

PAGE

71 OF 127

SHEET

64 OF 106




VDDQ (1.5V / 1.35V) S3 Regulator

OC trip point: $30.4 \text{ A VDDQ} = \frac{R7336}{8 E5 * Rds(Q7310)} + \frac{0.65625}{L7310 * f(\text{switch})}$

3 A VTT (FIXED)
10 mA VTTREF (FIXED)

Switching freq: 500 kHz



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480335	1	RES,16.5K,402	R7330	VDDQ:P1V35
11480315	1	RES,10K,402	R7330	VDDQ:P1V5

3.3V S5 Regulator


OC trip point: $12.5 \text{ A} = \frac{R7618 * 10 \text{ E-6}}{\text{DCR}(L7610)}$


Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7633}$


5V S4 Regulator


OC trip point: $14.1 \text{ A} = \frac{R7658 * 10 \text{ E-6}}{\text{DCR}(L7650)}$


Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7673}$







SYNC MASTER=317 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
GPU VDDQ AND 1V05 GPU/PCH/TBT VREGS			
 Apple Inc.		DRAWING NUMBER	051-9884
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	77 OF 127
		SHEET	68 OF 106






SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
VReg GPU Core Phases		DRAWING NUMBER	SIZE
 Apple Inc.		051-9884	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		A.0.0	
		BRANCH	
		PAGE	79 OF 127
		SHEET	70 OF 106




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
15281668	3	IND,PWR,33UH,20%,10A,35.5MOHM	L8220,L8240,L8260	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
371S0694			SD8220,SD8240,SD8260	
376S1106			Q8221,Q8241,Q8261	

SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE		DRAWING NUMBER	
Backlight LED Driver		051-9884	
Apple Inc.		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		82 OF 127	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		73 OF 106	
IV ALL RIGHTS RESERVED			



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
37691121	37691067			Q8370

SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
Backlight Controller		DRAWING NUMBER	
 Apple Inc.		051-9884	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 83 OF 127	
		SHEET 74 OF 106	

D



B

A

D




B



ALL_SYS_PWRGD,PCH_PWROK & SYS_PWROK Generation

PCH Power Goods



Resume Reset


Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8


Note:
The iMac J16/J17 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together


Requirements:
Power on:
Asserted at least 10 ms after all suspend well power is valid
Power off or loss of AC:
Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
to allow PCH to switch suspend well to battery without excessive loading

Method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.


RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.









Page Notes	
Power aliases required by this page:	
- vppcore_gm	
- vppcore_gm_rpmg	
Signal aliases required by this page:	
(NONE)	
Non options provided by this page:	
(NONE)	

SYNC MASTER=J17 PETE		SYNC DATE=01/21/2013	
PAGE TITLE			
KEPLER CORE/FB POWER			
 Apple Inc.		DRAWING NUMBER	051-9884
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	88 OF 127
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	79 OF 106
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





Page Notes

Power aliases required by this page:
- ~PP1V35_V35_FB_VDD

Signal aliases required by this page:
(NONE)


ROM options provided by this page:

This memory device is in Mirrored Mode.

SYNC MASTER=J17 PETE

SYNC DATE=11/02/2012

GDDR5 Frame Buffer A

 Apple Inc.


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
051-9884

REVISION
A.0.0


PAGE
92 OF 127

SHEET
81 OF 106





ISOLATION R's for GPU Int Temp Sense




	Native Func		GPIOs	
83_GPU_GPIO_0	GP		GPU_VCORE_VID4	85_105
83_GPU_GPIO_1	GP		GPU_VCORE_VID3	85_105
83_GPU_GPIO_2	GP		NC_GPU_LCD_BKLT_PWM	NO_TEST+VDD
83_GPU_GPIO_3	GP		GPU_FBI_L	69_105
83_GPU_GPIO_4	GP		EG_BKLT_EN	84
83_GPU_GPIO_5	GP		GPU_VCORE_VID1	85_105
83_GPU_GPIO_6	GP		GPU_VCORE_VID2	85_105
83_GPU_GPIO_7	GP		FB_CLAMP_TOGGLE_REQ_L	
83_GPU_GPIO_8	GP		SMC_GFX_OVERTEMP_L	84
83_GPU_GPIO_9	GP		SMC_GFX_THROTTLE_L	46_84
83_GPU_GPIO_10	GP		GPU_ALT_VREF	80
83_GPU_GPIO_11	GP		GPU_VCORE_VID0	85_105
83_GPU_GPIO_12	GP		NC_HDMI_EG_HPD	NO_TEST+VDD
83_GPU_GPIO_13	GP		GPU_VCORE_VID5	85_105


	GPIOs	
83_GPU_GPIO_14	GP	NC_DP_EXTA_CA_DET_EG
83_GPU_GPIO_15	GP	NC_DP_EXTA_CA_DET_EG
83_GPU_GPIO_16	GP	FBVDD_ALTV0
83_GPU_GPIO_17	GP	DP_INF_EG_HPD
83_GPU_GPIO_18	GP	DP_TBTSNK0_HPD
83_GPU_GPIO_19	GP	DP_TBTSNK1_HPD
83_GPU_GPIO_20	GP	NC_GPU_GPIO_20_BVDD
83_GPU_GPIO_21	GP	NC_GPU_GPIO_21_BVDD

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0280	1	RES,MF,30.1K ,1,1/20W,0201	R9711		FB:2G_ELPIDA
118S0230	1	RES,MF,24.9K ,1,1/20W,0201	R9711		FB:2G_HYNIX


CONFIG STRAPS - MLPS USE 1% FOR ACCURACY





GPU VBIOS ROM



GPU XTAL 27 Mhz



GPU overtemp masking



SYNC MASTER=J17 PETE

SYNC DATE=11/02/2012

KEPLER GPIOs,CLK & STRAPS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9884

REVISION
A.0.0

PAGE
97 OF 127

SHEET
84 OF 106

SIZE
D

BRANCH


D

C


B

A


GPU POWER ALIAS




GPU SIGNAL & SENSE ALIAS



GPU VIDS ALIAS (VR VID0 IS TIED LOW)



PU/PD IS BASED ON RECOMMENDATION FROM NVIDIA FOR THEIR GPU JTAG DEBUGGER





D

C



B

A


SYNC MASTER=J17 PETE		SYNC DATE=01/21/2013	
PAGE TITLE		GPU SIGNAL & POWER ALIASES	
 Apple Inc.		DRAWING NUMBER	051-9884
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	98 OF 127
		SHEET	85 OF 106




Page Notes	
Power aliases required by this page:	
- PP1V05_GPU_PEX_PLLVDD	
- PP1V05_GPU_PEX_IOVDD	
- PP1V05_GPU_PEX_PLVDD	
Signal aliases required by this page:	
(none)	
Non options provided by this page:	
(none)	



PAGE TITLE		SYNC DATE=01/21/2013	
KEPLER PEX PWR/GNDS		DRAWING NUMBER	
Apple Inc.		051-9884	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		99 OF 127	
IV ALL RIGHTS RESERVED		SHEET	
		86 OF 106	





PEG aliases

93 78 PEG D2R N<0..15> == =PEG D2R N<15..0> 5
MAKE_BASE=TRUE ==
93 78 PEG D2R P<0..15> == =PEG D2R P<15..0> 5
MAKE_BASE=TRUE ==
93 78 PEG R2D C N<0..15> == =PEG R2D C N<15..0> 5
MAKE_BASE=TRUE ==
93 78 PEG R2D C P<0..15> == =PEG R2D C P<15..0> 5
MAKE_BASE=TRUE ==

DDI/FDI ALIASES

5 TP DP IG B MLN<0..3> I64 == NC DP IG B MLN<0..3>
MAKE_BASE=TRUE ==
5 TP DP IG B MLP<0..3> == NC DP IG B MLP<0..3>
MAKE_BASE=TRUE ==
5 TP DP IG C MLN<0..3> == NC DP IG C MLN<0..3>
MAKE_BASE=TRUE ==
5 TP DP IG C MLP<0..3> == NC DP IG C MLP<0..3>
MAKE_BASE=TRUE ==
5 TP DP IG D MLN<0..3> == NC DP IG D MLN<0..3>
MAKE_BASE=TRUE ==
5 TP DP IG D MLP<0..3> == NC DP IG D MLP<0..3>
MAKE_BASE=TRUE ==

GPU ALIASES

84 78 GPU RESET L == TP GPU RESET L 20
MAKE_BASE=TRUE ==

MEMORY PGOOD


21=PM PGOOD MEM S0 == PM PGOOD FET REG P1V5 S0 75 76
MAKE_BASE=TRUE ==

SYNC MASTER=J17 ULTIMATE

SYNC DATE=05/16/2013

PAGE TITLE

Signal Aliases



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9884

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

102 OF 127

SHEET

88 OF 106


	8	7	6	5	4	3	2	1
	CPU Reserved							
	95 18 6 CPU_CFG<15..12> == TP_CPU_CFG<15..12> MAKE_BASE=TRUE							
	CPU Memory							
	7 TP_MEM_A_DQS_N<8> == NC_MEM_A_DQSNX<8> MAKE_BASE=TRUE NO_TEST=TRUE							
	7 TP_MEM_A_DQS_P<8> == NC_MEM_A_DQSPX<8> MAKE_BASE=TRUE NO_TEST=TRUE							
	7 TP_MEM_B_DQS_N<8> == NC_MEM_B_DQSNX<8> MAKE_BASE=TRUE NO_TEST=TRUE							
	7 TP_MEM_B_DQS_P<8> == NC_MEM_B_DQSPX<8> MAKE_BASE=TRUE NO_TEST=TRUE							
	PCH PCIE							
	11 TP_PCIE_CLK100M_PE4N == NC_PCIE_CLK100M_PE4NX MAKE_BASE=TRUE NO_TEST=TRUE							
	11 TP_PCIE_CLK100M_PE4P == NC_PCIE_CLK100M_PE4PX MAKE_BASE=TRUE NO_TEST=TRUE							
	11 TP_PCIE_CLK100M_PE5N == NC_PCIE_CLK100M_PE5NX MAKE_BASE=TRUE NO_TEST=TRUE							
	11 TP_PCIE_CLK100M_PE5P == NC_PCIE_CLK100M_PE5PX MAKE_BASE=TRUE NO_TEST=TRUE							
	11 TP_PCIE_CLK100M_PE7N == NC_PCIE_CLK100M_PE7NX MAKE_BASE=TRUE NO_TEST=TRUE							
	11 TP_PCIE_CLK100M_PE7P == NC_PCIE_CLK100M_PE7PX MAKE_BASE=TRUE NO_TEST=TRUE							
	PCH Clocks							
	11 TP_PCH_GPIO64_CLKOUTFLEX0 == NC_PCH_GPIO64_CLKOUTFLEX0 MAKE_BASE=TRUE NO_TEST=TRUE							
	11 TP_PCH_GPIO65_CLKOUTFLEX1 == NC_PCH_GPIO65_CLKOUTFLEX1 MAKE_BASE=TRUE NO_TEST=TRUE							
	11 TP_PCH_GPIO66_CLKOUTFLEX2 == NC_PCH_GPIO66_CLKOUTFLEX2 MAKE_BASE=TRUE NO_TEST=TRUE							
	11 TP_PCH_GPIO67_CLKOUTFLEX3 == NC_PCH_GPIO67_CLKOUTFLEX3 MAKE_BASE=TRUE NO_TEST=TRUE							
	TP_ITPXDP_CLK100MP == ITPXDP_CLK100M_P 11 95 MAKE_BASE=TRUE NO_TEST=TRUE							
	TP_ITPXDP_CLK100MN == ITPXDP_CLK100M_N 11 95 MAKE_BASE=TRUE NO_TEST=TRUE							
	PCH PCI							
	13 TP_LPC_DREQ0_L == NC_LPC_DREQ0_L MAKE_BASE=TRUE NO_TEST=TRUE							
	PCH Miscellaneous							
	11 TP_HDA_SDIN1 == NC_HDA_SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE							
	11 TP_HDA_SDIN2 == NC_HDA_SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE							
	11 TP_HDA_SDIN3 == NC_HDA_SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE							
	11 TP_PCI_CLK33M_OUT2 == NC_PCI_CLK33M_OUT2 MAKE_BASE=TRUE NO_TEST=TRUE							
	11 TP_PCI_CLK33M_OUT3 == NC_PCI_CLK33M_OUT3 MAKE_BASE=TRUE NO_TEST=TRUE							
	POWER SEQUENCING							
	76 PM_EN_FET_P1V35_S0 == NC_PM_EN_FET_P1V35_S0 MAKE_BASE=TRUE NO_TEST=TRUE							
	76 PM_PGOOD_FET_P1V35_S0 == NC_PGOOD_FET_P1V35_S0 MAKE_BASE=TRUE NO_TEST=TRUE							
	8	7	6	5	4	3	2	1

SYNC MASTER=J17 ULTIMATE

SYNC DATE=05/16/2013

PAGE TITLE

Unused Signal Aliases

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9884

REVISION

A.0.0


BRANCH


PAGE

104 OF 127

SHEET

89 OF 106



SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
Functional / ICT Test			
 Apple Inc.		DRAWING NUMBER	051-9884
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	105 OF 127
		SHEET	90 OF 106

DDR3

DDR3-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
DDR_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
DDR_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
DDR_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM
DDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
DDR_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF
DDR_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

Minimum diff spacing is 4 mil
Table 4-5, Intel Doc# 486712

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
POWER_DDR_P4MM	*	Y	0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_DDR	*	POWER_DDR_P4MM
DDR_CLK_PHY	*	DDR_68D
DDR_CTRL_PHY	*	DDR_39S
DDR_CMD_PHY	*	DDR_34S
DDR_DQ_PHY	*	DDR_42S
DDR_DQS_PHY	*	DDR_42S_D
DDR_COMP_PHY	*	DDR_COMP

DDR3 Power-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_DDR	*	=2:1_SPACING	?

DDR3-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DDR_CLK_ISO	*	=5:1_SPACING	?
DDR_CTRL_ISO	*	=3.5:1_SPACING	?
DDR_CTRL2CTRL	*	=2.5:1_SPACING	?
DDR_CMD_ISO	*	=3.5:1_SPACING	?
DDR_CMD2CMD	*	=2:1_SPACING	?
DDR_DATA_ISO	*	=3:1_SPACING	?
DDR_DQ2DQ	*	=2:1_SPACING	900
DDR_DQ2DQS	*	=3:1_SPACING	?
DDR_BL2BL	*	=3:1_SPACING	?
DDR_CH2CH	*	=6.5:1_SPACING	?
DDR_COMP_ISO	*	0.381 MM	?

Main Segment Min Spacing Rules (mils) (Shark Bay PDG, Intel Doc# 486712)

Table	Trace	Design	Iso	Design	Comments
4-2	4	(diff)	15	19.69	CLK trace spacing controlled by =68_OHM_DIFF
4-3	8	9.84	12	13.78	
4-4	6	7.87	12	13.78	
4-5	8.5	7.87	12	11.81	DQ or DQS to other signals not in the same bytelane (but not ch)
					DQ to DQ in the same bytelane of the same channel
			10	11.81	DQ to DQS in the same bytelane of the same channel
			12	11.81	DQ or DQS in different bytelanes of the same channel
			25	25.59	DQ or DQS in different channels
			-	25.59	DDR3 to any other signal not DDR3

Constraints

Clocks: CK[3:0], CK#[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CLK	*	*	DDR_CLK_ISO

Control: CS#[3:0], CKE[3:0], ODT[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CTRL	*	*	DDR_CTRL_ISO
DDR_CTRL	DDR_CTRL	*	DDR_CTRL2CTRL

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CMD	*	*	DDR_CMD_ISO
DDR_CMD	DDR_CMD	*	DDR_CMD2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_COMP	*	*	DDR_COMP_ISO

```
Data: DQS[7:0], DQS#[7:0], DQ[63:0]
```

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_A_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_A_DQS*	*	*	DDR_DATA_ISO
DDR_B_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_B_DQS*	*	*	DDR_DATA_ISO
DDR_*_DQ_BYTE*	=SAME	*	DDR_DQ2DQ
DDR_A_DQ_BYTE*	DDR_A_DQS*	*	DDR_DQ2DQS
DDR_A_DQ_BYTE*	DDR_A_DQ_BYTE*	*	DDR_BL2BL
DDR_B_DQ_BYTE*	DDR_B_DQS*	*	DDR_DQ2DQS
DDR_B_DQ_BYTE*	DDR_B_DQ_BYTE*	*	DDR_BL2BL
DDR_A_*	DDR_B_*	*	DDR_CH2CH

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):


Intel suggested 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3):

In order for the constraints `DDR*_DQ_BYTE* to =SAME` to win out over `DDR_{A,B}_DQ_BYTE* to DDR_{A,B}_DQ_BYTE*` so that the small intra-bytelane spacing is used, the spacing rule `DDR_DQ2DQ` must have a weight greater than `DDR_BL2BL`.

DDR3

Electrical Constraint Set		Physical	Spacing	
Channel A				
H197	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<1..0> 7 23
H198	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<1..0> 7 23
H199	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<3..2> 7 24
H200	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<3..2> 7 24
H180	DDR_A_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM A CKE<1..0> 7 23
H181	DDR_A_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM A CS L<1..1> 7 23
H182	DDR_A_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<1..0> 7 23
H183	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A CKE<3..2> 7 24
H184	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A CS L<3..2> 7 24
H185	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<3..2> 7 24
H186	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A A<15..0> 7 23 24
H187	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A BA<2..0> 7 23 24
H188	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A RAS_L 7 23 24
H189	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A CAS_L 7 23 24
H190	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A WE_L 7 23 24
H191	DDR_A_DQ_RVTE0	DDR_DQ_PHY	DDR_A_DQ_RVTE0	MEM A DQ<7..0> 7 27
H192	DDR_A_DQ_RVTE1	DDR_DQ_PHY	DDR_A_DQ_RVTE1	MEM A DQ<15..8> 7 27
H193	DDR_A_DQ_RVTE2	DDR_DQ_PHY	DDR_A_DQ_RVTE2	MEM A DQ<23..16> 7 27
H194	DDR_A_DQ_RVTE3	DDR_DQ_PHY	DDR_A_DQ_RVTE3	MEM A DQ<31..24> 7 27
H195	DDR_A_DQ_RVTE4	DDR_DQ_PHY	DDR_A_DQ_RVTE4	MEM A DQ<39..32> 7 27
H196	DDR_A_DQ_RVTE5	DDR_DQ_PHY	DDR_A_DQ_RVTE5	MEM A DQ<47..40> 7 27
H197	DDR_A_DQ_RVTE6	DDR_DQ_PHY	DDR_A_DQ_RVTE6	MEM A DQ<55..48> 7 27
H198	DDR_A_DQ_RVTE7	DDR_DQ_PHY	DDR_A_DQ_RVTE7	MEM A DQ<63..56> 7 27
H199	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS P<0> 7 27
H200	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS N<0> 7 27
H201	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS P<1> 7 27
H202	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS N<1> 7 27
H203	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS P<2> 7 27
H204	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS N<2> 7 27
H205	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS P<3> 7 27
H206	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS N<3> 7 27
H207	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS P<4> 7 27
H208	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS N<4> 7 27
H209	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS P<5> 7 27
H210	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS N<5> 7 27
H211	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS P<6> 7 27
H212	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS N<6> 7 27
H213	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS P<7> 7 27
H214	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS N<7> 7 27
Channel B				
H215	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<1..0> 7 25
H216	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<1..0> 7 25
H217	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<3..2> 7 26
H218	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<3..2> 7 26
H219	DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B CKE<1..0> 7 25
H220	DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<1..1> 7 25
H221	DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<1..0> 7 25
H222	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B CKE<3..2> 7 26
H223	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<3..2> 7 26
H224	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<3..2> 7 26
H225	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B A<15..0> 7 25 26
H226	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B BA<2..0> 7 25 26
H227	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B RAS_L 7 25 26
H228	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B CAS_L 7 25 26
H229	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B WE_L 7 25 26
H230	DDR_B_DQ_RVTE0	DDR_DQ_PHY	DDR_B_DQ_RVTE0	MEM B DQ<7..0> 7 27
H231	DDR_B_DQ_RVTE1	DDR_DQ_PHY	DDR_B_DQ_RVTE1	MEM B DQ<15..8> 7 27
H232	DDR_B_DQ_RVTE2	DDR_DQ_PHY	DDR_B_DQ_RVTE2	MEM B DQ<23..16> 7 27
H233	DDR_B_DQ_RVTE3	DDR_DQ_PHY	DDR_B_DQ_RVTE3	MEM B DQ<31..24> 7 27
H234	DDR_B_DQ_RVTE4	DDR_DQ_PHY	DDR_B_DQ_RVTE4	MEM B DQ<39..32> 7 27
H235	DDR_B_DQ_RVTE5	DDR_DQ_PHY	DDR_B_DQ_RVTE5	MEM B DQ<47..40> 7 27
H236	DDR_B_DQ_RVTE6	DDR_DQ_PHY	DDR_B_DQ_RVTE6	MEM B DQ<55..48> 7 27
H237	DDR_B_DQ_RVTE7	DDR_DQ_PHY	DDR_B_DQ_RVTE7	MEM B DQ<63..56> 7 27
H238	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS P<0> 7 27
H239	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS N<0> 7 27
H240	DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS P<1> 7 27
H241	DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS N<1> 7 27
H242	DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM B DQS P<2> 7 27
H243	DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM B DQS N<2> 7 27
H244	DDR_B_DQS3	DDR_DQS_PHY	DDR_B_DQS3	MEM B DQS P<3> 7 27
H245	DDR_B_DQS3	DDR_DQS_PHY	DDR_B_DQS3	MEM B DQS N<3> 7 27
H246	DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS4	MEM B DQS P<4> 7 27
H247	DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS4	MEM B DQS N<4> 7 27
H248	DDR_B_DQS5	DDR_DQS_PHY	DDR_B_DQS5	MEM B DQS P<5> 7 27
H249	DDR_B_DQS5	DDR_DQS_PHY	DDR_B_DQS5	MEM B DQS N<5> 7 27
H250	DDR_B_DQS6	DDR_DQS_PHY	DDR_B_DQS6	MEM B DQS P<6> 7 27
H251	DDR_B_DQS6	DDR_DQS_PHY	DDR_B_DQS6	MEM B DQS N<6> 7 27
H252	DDR_B_DQS7	DDR_DQS_PHY	DDR_B_DQS7	MEM B DQS P<7> 7 27
H253	DDR_B_DQS7	DDR_DQS_PHY	DDR_B_DQS7	MEM B DQS N<7> 7 27
Reset				
H240		DDR_S0S		MEM RESET_L 21 23 24
SM COMP				
H249		DDR_COMP_PHY	DDR_COMP	CPU SM RCOMP<0..2> 6

SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
DDR3 Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9884	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	
		111	OF 127
		SHEET	
		92	OF 106

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D
COMP_DMI_PHY	*	DMI_COMP

PCie-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=7X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

PCH x1 PCIE Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

DMI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
DMI_SAME_DIR	*	=4X_DIELECTRIC	?
DMI_ALT_DIR	*	=5X_DIELECTRIC	?
DMI_ISO	*	=4X_DIELECTRIC	?

DMI x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_SAME_DIR
DMI_S2N	DMI_S2N	*	DMI_SAME_DIR
DMI_N2S	DMI_S2N	*	DMI_ALT_DIR
DMI_N2S	*	*	DMI_ISO
DMI_S2N	*	*	DMI_ISO

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DMI_COMP	*	Y	0.2032 MM	0.2032 MM	3 MM	=STANDARD	=STANDARD

PCie (PCH)

Electrical Constraint Set	Physical	Spacing
x4 Thunderbolt		
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D PCIE_TBT_R2D P<3..0> 28
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D N<3..0> 28
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D C P<3..0> 13 28
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D C N<3..0> 13 28
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R P<3..0> 13 28
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R N<3..0> 13 28
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R C P<3..0> 28
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R C N<3..0> 28
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_TBT_P 11 28
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_TBT_N 11 28
x1 AirPort		
H470 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE PCIE_AP_R2D_P 34
H470 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE PCIE_AP_R2D_N 34
H470 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE PCIE_AP_R2D_C_P 13 34
H470 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE PCIE_AP_R2D_C_N 13 34
H470 PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE PCIE_AP_D2R_P 13 34
H470 PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE PCIE_AP_D2R_N 13 34
x1 Caesar IV		
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE PCIE_ENET_R2D_P 37
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE PCIE_ENET_R2D_N 37
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE PCIE_ENET_R2D_C_P 13 37
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE PCIE_ENET_R2D_C_N 13 37
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE PCIE_ENET_D2R_P 13 37
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE PCIE_ENET_D2R_N 13 37
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE PCIE_ENET_D2R_C_P 37
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE PCIE_ENET_D2R_C_N 37
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_ENET_P 11 37
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_ENET_N 11 37
x2 SSD		
H470 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_SSD_P 11 35
H470 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_SSD_N 11 35
PCH PCIE Compensation		
H470	COMP_DMI_PHY	COMP_PCIE PCH_PCIE_RCOMP 13

CPU DP REF CLK

Electrical Constraint Set	Physical	Spacing
CPU DP REF CLK		
H470 CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE CPU_CLK135M_DPLLREF_N 6 11
H470 CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE CPU_CLK135M_DPLLREF_P 6 11
H470 CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE CPU_CLK135M_DPLLSS_N 6 11
H470 CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE CPU_CLK135M_DPLLSS_P 6 11

DMI

Electrical Constraint Set	Physical	Spacing
DMI		
H470 DMI_N2S	PCIE_PHY	DMI_N2S DMI_N2S P<3..0> 5 12
H470 DMI_N2S	PCIE_PHY	DMI_N2S N<3..0> 5 12
H470 DMI_S2N	PCIE_PHY	DMI_S2N P<3..0> 5 12
H470 DMI_S2N	PCIE_PHY	DMI_S2N N<3..0> 5 12
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE DMI_CLK100M_CPU_P 6 11
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE DMI_CLK100M_CPU_N 6 11
DMI Compensation		
H470	COMP_DMI_PHY	COMP_PCIE PCH_DMI_RCOMP 12

87654321

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	=4:1_SPACING	?
COMP_PCH	*	=2:1_SPACING	?

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI	*	=2:1_SPACING	?

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5:1_SPACING	?
CLK_LPC	*	=2:1_SPACING	?

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

Crystal

Crystal-specific Physical Rules

[illegible]

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=2:1_SPACING	?

PCI

Electrical

Electrical Constraint Set	Physical	Spacing		
PCI Clock				
1000	CLK_PCI_55S	CLK_PCI	PCH_CLK33M_PCIIN	11 19
1000	CLK_PCI_55S	CLK_PCI	PCH_CLK33M_PCIOUT	11 19

LPC

Electrical

Electrical Constraints	Physical	Spacing	
LPC			
RE30	LPC_55R	LPC	LPC_AD<3..0> 13 46 48
RE31	LPC_55R	LPC	LPC_AD_R<3..0> 13
RE32	LPC_55R	LPC	LPC_FRAME_L 13 46 48
RE33	LPC_55R	LPC	LPC_FRAME_R_L 13
LPC Clocks			
RE36	CLK_LPC_55R	CLK_LPC	LPC_CLK33M_LPCPLUS 19 48
RE40	CLK_LPC_55R	CLK_LPC	LPC_CLK33M_LPCPLUS_R 11 19
RE41	CLK_LPC_55R	CLK_LPC	LPC_CLK33M_SMC 19 46
RE42	CLK_LPC_55R	CLK_LPC	LPC_CLK33M_SMC_R 11 19

PCH Clocks

Electrical

PCH Reference Clock		CLK_PCH_55R	CLK_PCH	SYSCLK CLK25M_SB	11 19
1E00		CLK_PCH_55R	CLK_PCH	SYSCLK CLK25M_SB	11 19
1E00		CLK_PCH_55R	CLK_PCH	SYSCLK CLK25M_SB_R	11
PCH RTC 32K		CLK_XTAL	XTAL	PCH_CLK32K_RTCX1	11 19
1E00		CLK_XTAL	XTAL	PCH_CLK32K_RTCX1	11 19
1E00		CLK_XTAL	XTAL	PCH_CLK32K_RTCX2	11 19
1E00		CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R	19
SMC 32K		CLK_PCH_55R	CLK_PCH	PM_CLK32K_SUSCLK_R	12 47
1E00		CLK_PCH_55R	CLK_PCH	PM_CLK32K_SUSCLK_R	12 47
1E00		CLK_PCH_55R	CLK_PCH	SMC_CLK32K	46 47

25 MHz Reference Clocks

Electricity

Electrical Constraint Set	Physical	Spacing	
25M Reference Crystal			
PREP	CLK_XTAL	XTAL	SYSCLK_CLK25M_X1 19
PREP	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2 19
PREP	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2_R 19
25M Reference Clocks			
PREP	CLK_RCH_55S	CLK_RCH	SYSCLK_CLK25M_ENET 19 37
PREP	CLK_RCH_55S	CLK_RCH	SYSCLK_CLK25M_ENET_R 19
PREP	CLK_RCH_55S	CLK_RCH	SYSCLK_CLK25M_TBT 19 28
PREP	CLK_RCH_55S	CLK_RCH	SYSCLK_CLK25M_TBT_R 28

HDA

Electric

Electrical Constraints	Physical	Spacing	
HDA			
H335	HDA_55S	HDA	HDA_BIT_CLK 11 54
H360	HDA_55S	HDA	HDA_BIT_CLK_R 11
H368	HDA_55S	HDA	HDA_RST_L 11 54
H369	HDA_55S	HDA	HDA_RST_R_L 11
H375	HDA_55S	HDA	HDA_SDOUT 11 54
H376	HDA_55S	HDA	HDA_SDOUT_R 11 59
H366	HDA_55S	HDA	HDA_SYNC 11 54
H360	HDA_55S	HDA	HDA_SYNC_R 11
H369	HDA_55S	HDA	HDA_SDINO 11 54
H370	HDA_55S	HDA	AUD_SDI_R 54
SPDIF			
H332		HDA	AUD_SPDIF_CHIP 54
H332		HDA	AUD_SPDIF_OUT 54 58

SPI Bootrom

Electrical

SPI ROM	Physical	Spacing	
H39	SPI_50S	SPI	SPI CLK R 13 48
H39	SPI_50S	SPI	SPI CLK 48
H39	SPI_50S	SPI	SPI ALT CLK 48
H40	SPI_50S	SPI	SPI SMC CLK 46 48
H40	SPI_50S	SPI	SPI MLB CLK 48
H39	SPI_50S	SPI	SPI CS0 R L 13 48
H39	SPI_50S	SPI	SPI CS0 L 48
H39	SPI_50S	SPI	SPI ALT CS L 48
H40	SPI_50S	SPI	SPI SMC CS L 46 48
H39	SPI_50S	SPI	SPI MLB CS L 48
H39	SPI_50S	SPI	SPI MOSI R 13 48
H40	SPI_50S	SPI	SPI MOSI 48
H40	SPI_50S	SPI	SPI ALT MOSI 48
H40	SPI_50S	SPI	SPI SMC MOSI 46 48
H41	SPI_50S	SPI	SPI MLB MOSI 48
H40	SPI_50S	SPI	SPI MISO 13 48
H40	SPI_50S	SPI	SPI ALT MISO 48
H41	SPI_50S	SPI	SPI SMC MISO 46 48
H41	SPI_50S	SPI	SPI MLB MISO 48
H40	SPI_50S	SPI	SPIROM USE MLB 14 48

USB

USB-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB2_PHY	*	USB_90D
USB3_PHY	*	USB_85D

USB-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2_ISO	*	=3:1_SPACING	?
USB2_ISO	TOP,BOTTOM	=3:1_SPACING	?
USB3_ISO	*	=5.5:1_SPACING	?
USB3_ISO	TOP,BOTTOM	=5.5:1_SPACING	?

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
12.2.1	90	90	12	11.81	USB 2.0
13.3.1	85	85	20	21.65	USB 3.0

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB2	*	*	USB2_ISO
USB3	*	*	USB3_ISO

Caesar IV (Ethernet/SD)

CIV-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SD_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_COMP_PHY	*	ENET_50S
ENET_DIFF_PHY	*	ENET_100D
SD_PHY	*	SD_50S
CIV_SPI	*	SPI_55S

CIV-specific Spacing Definitions

Ethernet

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF_ISO	*	=6:1_SPACING	?
ENET_DIFF2DIFF	*	=3:1_SPACING	?
ENET_TRANS_ISO	*	1.27 MM	?
COMP_ENET_ISO	*	=4:1_SPACING	?

Constraints Ethernet

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_DIFF	*	*	ENET_DIFF_ISO
ENET_DIFF	ENET_DIFF	*	ENET_DIFF2DIFF
ENET_TRANS	*	*	ENET_TRANS_ISO
COMP_ENET	*	*	COMP_ENET_ISO
ENET_TRANS	ENET_TRANS	*	ENET_DIFF2DIFF

2 kV isolation

SD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_ISO	*	=3:1_SPACING	?

SD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SD	*	*	SD_ISO

Camera Processor-to-Camera Sensor I/F (SMIA/MIPI)

Camera Processor's SMIA Interface Physical Rules

[illegible]

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMIA_DIFF_PHY	*	SMIA_100D

Camera Processor's SMIA Interface Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMIA_DIFF_ISO	*	=6:1_SPACING	?
SMIA_DIFF2DIFF	*	=3:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMIA_DIFF	*	*	SMIA_DIFF_ISO
SMIA_DIFF	SMIA_DIFF	*	SMIA_DIFF2D1FF

USB 3.0 and USB 2.0 Trixies Muxing

Electrical Constraint Set	Physical	Spacing	
External Port A (J4600)			
PC90 USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_P 44
PC90 USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_N 44
PC90 USB3_PHY	USB3	USB3	USB3_EXTB_RX_F_P 13 44
PC90 USB3_PHY	USB3	USB3	USB3_EXTB_RX_F_N 13 44
PC90 USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_P 13 44
PC90 USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_N 13 44
PC90 USB3_PHY	USB3	USB3	USB3_EXTB_TX_F_P 44
PC90 USB3_PHY	USB3	USB3	USB3_EXTB_TX_F_N 44
PC90 USB3_PHY	USB3	USB3	USB3_EXTB_TX_C_P 44
PC90 USB3_PHY	USB3	USB3	USB3_EXTB_TX_C_N 44
PC90 USB2_MIXED_M0_0_CONN	USB2_PHY	USB2	USB_EXTB_0_P 13 44
PC90 USB2_MIXED_M0_0_CONN	USB2_PHY	USB2	USB_EXTB_0_N 13 44
PC90 USB2_PHY	USB2	USB2	USB2_EXTB_MUXED_P 44
PC90 USB2_PHY	USB2	USB2	USB2_EXTB_MUXED_N 44
PC90 USB2_PHY	USB2	USB2	USB2_EXTB_P 44
PC90 USB2_PHY	USB2	USB2	USB2_EXTB_N 44
External Port B (J4610)			
PC90 USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_P 44
PC90 USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_N 44
PC90 USB3_PHY	USB3	USB3	USB3_EXTB_RX_F_P 13 44
PC90 USB3_PHY	USB3	USB3	USB3_EXTB_RX_F_N 13 44
PC90 USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_P 13 44
PC90 USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_N 13 44
PC90 USB3_PHY	USB3	USB3	USB3_EXTB_TX_F_P 44
PC90 USB3_PHY	USB3	USB3	USB3_EXTB_TX_F_N 44
PC90 USB3_PHY	USB3	USB3	USB3_EXTB_TX_C_P 44
PC90 USB3_PHY	USB3	USB3	USB3_EXTB_TX_C_N 44
PC90 USB2_CONN	USB2_PHY	USB2	USB_EXTB_8_P 13 44
PC90 USB2_CONN	USB2_PHY	USB2	USB_EXTB_8_N 13 44
PC90 USB2_PHY	USB2	USB2	USB2_EXTB_P 44
PC90 USB2_PHY	USB2	USB2	USB2_EXTB_N 44
External Port C (J4700)			
PC90 USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTC_RX_P 45
PC90 USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTC_RX_N 45
PC90 USB3_PHY	USB3	USB3	USB3_EXTC_RX_F_P 13 45
PC90 USB3_PHY	USB3	USB3	USB3_EXTC_RX_F_N 13 45
PC90 USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTC_TX_P 13 45
PC90 USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTC_TX_N 13 45
PC90 USB3_PHY	USB3	USB3	USB3_EXTC_TX_F_P 45
PC90 USB3_PHY	USB3	USB3	USB3_EXTC_TX_F_N 45
PC90 USB3_PHY	USB3	USB3	USB3_EXTC_TX_C_P 45
PC90 USB3_PHY	USB3	USB3	USB3_EXTC_TX_C_N 45
PC90 USB2_CONN	USB2_PHY	USB2	USB_EXTC_1_P 13 45
PC90 USB2_CONN	USB2_PHY	USB2	USB_EXTC_1_N 13 45
PC90 USB2_PHY	USB2	USB2	USB2_EXTC_P 45
PC90 USB2_PHY	USB2	USB2	USB2_EXTC_N 45
External Port D (J4710)			
PC90 USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTD_RX_P 45
PC90 USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTD_RX_N 45
PC90 USB3_PHY	USB3	USB3	USB3_EXTD_RX_F_P 13 45
PC90 USB3_PHY	USB3	USB3	USB3_EXTD_RX_F_N 13 45
PC90 USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTD_TX_P 13 45
PC90 USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTD_TX_N 13 45
PC90 USB3_PHY	USB3	USB3	USB3_EXTD_TX_F_P 45
PC90 USB3_PHY	USB3	USB3	USB3_EXTD_TX_F_N 45
PC90 USB3_PHY	USB3	USB3	USB3_EXTD_TX_C_P 45
PC90 USB3_PHY	USB3	USB3	USB3_EXTD_TX_C_N 45
PC90 USB2_CONN	USB2_PHY	USB2	USB_EXTD_9_P 13 45
PC90 USB2_CONN	USB2_PHY	USB2	USB_EXTD_9_N 13 45
PC90 USB2_PHY	USB2	USB2	USB2_EXTD_P 45
PC90 USB2_PHY	USB2	USB2	USB2_EXTD_N 45
Camera (J3510)			
PC90 USB2_CONN_TNT	USB2_PHY	USB2	USB_CAMERA_P 13 40
PC90 USB2_CONN_TNT	USB2_PHY	USB2	USB_CAMERA_N 13 40
PCH USB Compensation			
PC90 PCH_5SS	PCH_5SS	COMP_PCH	PCH_USB_RB7AS 13

RMH Love


Electrical Constraint Set		Physical	Spacing	
E409	USB2_MIXED_BT	USB2_PHY	USB2	USB_BT_P 13
E410	USB2_MIXED_BT	USB2_PHY	USB2	USB_BT_N 13
E509	USB2_MIXED_BT	USB2_PHY	USB2	USB_BT_MUX_P 34
E509	USB2_MIXED_BT	USB2_PHY	USB2	USB_BT_MUX_N 34

Et tu Brute?

Electrical Constraint Set	Physical	Spacing	
Ethernet			
E99 ENET_MDI	ENET_DIFF_PHY	ENET_DIFF	ENETCONN MDI P<3..0> 37
E99 ENET_MDI	ENET_DIFF_PHY	ENET_DIFF	ENETCONN MDI N<3..0> 37
E99	ENET_DIFF_PHY	ENET_TRANS	ENETCONN MDI T P<3..0> 38
E99	ENET_DIFF_PHY	ENET_TRANS	ENETCONN MDI T N<3..0> 38
E59		ENET_TRANS	ENETCONN MCT0 38
E99		ENET_TRANS	ENETCONN MCT1 38
E99		ENET_TRANS	ENETCONN MCT2 38
E99		ENET_TRANS	ENETCONN MCT3 38
E99		ENET_TRANS	ENETCONN MCT BS 38
E49	ENET_COMP_PHY	COMP_ENET	ENET_RDAC 37
SD			
E99 SD_DATA	SD_PHY	SD	ENET_CR_DATA<7..0> 37
E49	SD_PHY	SD	SDCONN DATA<7..0> 37
E59	SD_PHY	SD	SDCONN DATA R <7..0> 38
E49 SD_CMD	SD_PHY	SD	ENET_SD_CMD 37
E49	SD_PHY	SD	SDCONN_CMD 37
E59	SD_PHY	SD	SDCONN_CMD R 38
E49 SD_CLK	SD_PHY	SD	ENET_SD_CLK 37
E49	SD_PHY	SD	SDCONN_CLK 37
E49	SD_PHY	SD	SDCONN_CLK R 39
E49	SD_PHY	SD	ENET_MEDIA_SENSE 113
E49	SD_PHY	SD	ENET_SD_DETECT_L 37
CIV SPI			
E49	CIV_SPI	SPI	ENET_SCLK 37
E49	CIV_SPI	SPI	ENET_MISO 37
E49	CIV_SPI	SPI	ENET_MOSI 37
E49	CIV_SPI	SET	ENET_CS_L 37

Camera Processor-Camera Sensor I/F

Electrical Constraint Set		Physical	Spacing		
540D	SMIA_DP	SMIA_DIFF_PHY	SMIA_DIFF	SMIA DATA P	40
540D	SMIA_DP	SMIA_DIFF_PHY	SMIA_DIFF	SMIA DATA N	40
540D	SMIA_DP	SMIA_DIFF_PHY	SMIA_DIFF	SMIA CLK P	40
540D	SMIA_DP	SMIA_DIFF_PHY	SMIA_DIFF	SMIA CLK N	40
540D		SPT_50S	SPT	CAM SF CLK	40
540D		SPT_50S	SPT	CAM SF CLK R	40
540D		SPT_50S	SPT	CAM SF DIN	40
540D		SPT_50S	SPT	CAM SF DIN R	40
540D		SPT_50S	SPT	CAM SF CS L	40
540D		SPT_50S	SPT	CAM SF WP L	40
540D		SPT_50S	SPT	CAM SF DOUT	40
540D		SPT_50S	SPT	CAM SF DOUT R	40
540D		SMB_PHY	SMB	I2C CAMSENSOR SDA	40
540D		SMB_PHY	SMB	I2C CAMSENSOR SCL	40

SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
USB/Ethernet/SD Constraints			
 Apple Inc.		DRAWING NUMBER 051-9884	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		PAGE 116 OF 127	
		SHEET 97 OF 106	

DC-DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND_P3MM	*	Y	0.300 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_P5MM
GND	BGA	GND_P3MM
POWER	*	POWER_P6MM
POWER	BGA	POWER_P3MM
VR_CTL_PHY	*	POWER_P3MM
VR_CTL_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VR_DIDT_PHY	*	POWER_P6MM
VR_DIDT_PHY	BGA	STANDARD

Power-specific Spacing Definitions

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?
GND_ISO	*	=STANDARD	?

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

Constraints

Power and Common

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	POWER_ISO
GND	*	*	GND_ISO

DC-DC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_SWITCH	*	*	SWNODE_ISO
VR_SWITCH	*	BGA	BGA_P1MM
VR_SWITCH	VR_SWITCH	*	SWNODE_SW2SW
VR_SWITCH	POWER	*	SWNODE_SW2PWR
VR_SWITCH	GND	*	SWNODE_SW2GND

DC-DC Control


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CTL	*	*	VR_CTL_ISO
VR_VID	*	*	VR_VID_ISO

PCH/GPU/TBT 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	IDT	NO_TEST	
Input Bus						
E1	POWER	POWER	5V			REG VCC U7700 68
Local Ground						
E3	GND	GND	0V			AGND P1V05S0 68
1.05V S0						
E5	VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG PHASE P1V05S0 68
E6	VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG PHASE P1V05S0 L 68
E9	VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG BOOT P1V05S0 68
E6	VR_D1DT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT P1V05S0 RC 68
E8	VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG UGATE P1V05S0 68
E9	VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG UGATE P1V05S0 R 68
E10	VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG LGATE P1V05S0 68
E12	VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P1V05S0 68
E31	VR_CTL_PHY	VR_CTL				REG P1V05S0 OCSET 68
E46	VR_CTL_PHY	VR_CTL				REG P1V05S0 VO 68
E16	VSNS_GPU_P1V05	SNS_DIFF_PHY	SENSE			SNS GPU PEX IOVDD P 68 86
E17	VSNS_GPU_P1V05	SNS_DIFF_PHY	SENSE			SNS GPU PEX IOVDD N 68 86
E18		SENSE				REG P1V05S0 FB 68
E18		SENSE				REG P1V05S0 RTN 68
E21	VR_CTL_PHY	VR_CTL				REG P1V05S0 SREF 68
E20	VR_CTL_PHY	VR_CTL				REG P1V05S0 FSEL 68
Output Bus						
E22	POWER	POWER	1.05V			PP1V05 S0 87
FET Switched						
E23	POWER	POWER	1.05V			PP1V05 TBTL C 30 87
E46	POWER	POWER	1.05V			PP1V05 TBTCIO 87

VDDQ S3 (1.5V)/VTT S0

Physical	Spacing	Voltage	D1D2	NO_TEST	
Input Bus					
E43 POWER	POWER	5V			REG_V5IN_U7300
Local Ground					
E44 GND	GND	0V			AGND_VDDQ3
VDDQ S3					
E45 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_VDDQ3
E49 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_VDDQ3_L
E46 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_VDDQ3
E48 VR_D1D2_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_VDDQ3_RC
E43 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_VDDQ3
E49 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_VDDQ3_R
E43 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_VDDQ3
E51 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_VDDQ3
E53 VR_CTL_PHY	VR_CTL				REG_VDDQ3_VDDQ3SNS
E55 VR_CTL_PHY	VR_CTL				REG_VDDQ3_VREF
E56 VR_CTL_PHY	VR_CTL				REG_VDDQ3_REFIN
E57 VR_CTL_PHY	VR_CTL				REG_VDDQ3_MODE
E58 VR_CTL_PHY	VR_CTL				REG_VDDQ3_TRIP
E59 VR_CTL_PHY	VR_CTL				LDO_DDRVTT50_SNS
E61 VR_CTL_PHY	VR_CTL				REG_VDDQ3_VTTREF
Output Bus					
E60 POWER	POWER	1.5V			PPVDDQ_S3
E62 POWER_DDR	POWER_DDR	0.75V			PPDDRVT7 S0
PET Switched					
E63 POWER	POWER	1.5V			PP1V5_S0
Sensed					
E64 POWER	POWER	1.5V			PPVDDQ_S3_DDR
E69 POWER	POWER	1.5V			PP1V5_S0_PCH

SYNC MASTER-J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
VReg Constraints			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-9884	D	
	REVISION		
	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		118 OF 127	
		SHEET	
		99 OF 106	

8		7		6		5		4		3		2		1	
CPU VCC Phases															
Electrical Constraint Set		Physical	Spacing	Voltage	DIDT	NO_TEST									
Input Bus															
P097		POWER	POWER	12V			PP12V S0 CPUVCC FLT								
P098		POWER	POWER	5V			REG VCC U7000								
Local Ground															
P099		GND	GND	0V			AGND CPU								
Phase 1															
P089		VR_CTL_PHY	VR_CTL				REG TD 1								
P090		VR_CTL_PHY	VR_CTL				REG PWM CPUVCC 1								
P091		VR_CTL_PHY	VR_CTL				REG PWM CPUVCC 1 R								
P088		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG PHASE CPUVCC 1								
P089		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG BOOT CPUVCC 1								
P090		VR_D1DT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT CPUVCC 1 RC								
P091		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG UGATE CPUVCC 1								
P092		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG LGATE CPUVCC 1								
P093		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER CPUVCC 1								
P094		POWER	POWER	1.8V			PPCPUVCC S0 SENSE 1								
P095		ISNS_CPU_CORE	SNS_DIFF_PHY				REG ISENVCC 1 P								
P096		ISNS_CPU_CORE	SNS_DIFF_PHY				REG ISENVCC 1 N								
P097			SENSE				REG ISENVCC 1 NR								
Phase 2															
P098		VR_CTL_PHY	VR_CTL				REG TD 2								
P099		VR_CTL_PHY	VR_CTL				REG PWM CPUVCC 2								
P100		VR_CTL_PHY	VR_CTL				REG PWM CPUVCC 2 R								
P097		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG PHASE CPUVCC 2								
P098		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG BOOT CPUVCC 2								
P099		VR_D1DT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT CPUVCC 2 RC								
P100		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG UGATE CPUVCC 2								
P101		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG LGATE CPUVCC 2								
P102		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER CPUVCC 2								
P103		POWER	POWER	1.8V			PPCPUVCC S0 SENSE 2								
P104		ISNS_CPU_CORE	SNS_DIFF_PHY				REG ISENVCC 2 P								
P105		ISNS_CPU_CORE	SNS_DIFF_PHY				REG ISENVCC 2 N								
P106			SENSE				REG ISENVCC 2 NR								
Phase 3															
P107		VR_CTL_PHY	VR_CTL				REG TD 3								
P108		VR_CTL_PHY	VR_CTL				REG PWM CPUVCC 3								
P109		VR_CTL_PHY	VR_CTL				REG PWM CPUVCC 3 R								
P106		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG PHASE CPUVCC 3								
P107		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG BOOT CPUVCC 3								
P108		VR_D1DT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT CPUVCC 3 RC								
P109		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG UGATE CPUVCC 3								
P110		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG LGATE CPUVCC 3								
P111		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER CPUVCC 3								
P112		POWER	POWER	1.8V			PPCPUVCC S0 SENSE 3								
P113		ISNS_CPU_CORE	SNS_DIFF_PHY				REG ISENVCC 3 P								
P114		ISNS_CPU_CORE	SNS_DIFF_PHY				REG ISENVCC 3 N								
P115			SENSE				REG ISENVCC 3 NR								
Phase 4															
P120		VR_CTL_PHY	VR_CTL				REG TD 4								
P121		VR_CTL_PHY	VR_CTL				REG PWM CPUVCC 4								
P122		VR_CTL_PHY	VR_CTL				REG PWM CPUVCC 4 R								
P120		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG PHASE CPUVCC 4								
P121		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG BOOT CPUVCC 4								
P122		VR_D1DT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT CPUVCC 4 RC								
P123		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG UGATE CPUVCC 4								
P124		VR_D1DT_PHY	VR_SWITCH	12V	TRUE		REG LGATE CPUVCC 4								
P125		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER CPUVCC 4								
P126		POWER	POWER	1.8V			PPCPUVCC S0 SENSE 4								
P127		ISNS_CPU_CORE	SNS_DIFF_PHY				REG ISENVCC 4 P								
P128		ISNS_CPU_CORE	SNS_DIFF_PHY				REG ISENVCC 4 N								
P129			SENSE				REG ISENVCC 4 NR								
CPU VCC Controller															
Electrical Constraint Set		Physical	Spacing	Voltage	DIDT	NO_TEST									
ISL6372															
P107		VR_CTL_PHY	VR_CTL				REG_CPUVCC_DVC								
P108		VR_CTL_PHY	VR_CTL				CPUVCC_DVC_RC								
P109		VR_CTL_PHY	VR_CTL				CPUVCC_FB_RC_2								
P110		VR_CTL_PHY	VR_CTL				REG_CPUVCC_COMP								
P111		VR_CTL_PHY	VR_CTL				CPUVCC_COMP_RC								
P112		VR_CTL_PHY	VR_CTL				REG_CPUVCC_FB								
P113		VR_CTL_PHY	VR_CTL				CPUVCC_FB_RC								
P114		VR_CTL_PHY	VR_CTL				CPUVCC_FB_R_1								
P115		VR_CTL_PHY	VR_CTL				CPUVCC_FB_R_2								
P116		VR_CTL_PHY	VR_CTL				CPUVCC_PSICOMP_RC								
P117		VR_CTL_PHY	VR_CTL				REG_CPUVCC_PSICOMP								
P118		VR_CTL_PHY	VR_CTL				REG_CPUVCC_HFCOMP								
P119		VSNS_CPU_CORE	SNS_DIFF_PHY				CPU_VCCSENSE_P								
P120		VSNS_CPU_CORE	SNS_DIFF_PHY				CPU_VCCSENSE_N								
P121			SENSE				CPU_VCCSENSE_R_P								
P122			SENSE				CPU_VCCSENSE_R_N								
P123			SENSE				SNS_VCC_XW_P								
P124			SENSE	1.8V			SNS_VCC_XW_N								
P125			SENSE	0V			REG_CPUVCC_VSEN								
P126			SENSE				REG_CPUVCC_RGND								
P127			SENSE				REG_CPUVCC_VIN								
P128		VR_CTL_PHY	VR_CTL				REG_CPUVCC_IMON								
P129		VR_CTL_PHY	VR_CTL				CPUVCC_IMON_R								
P130		VR_CTL_PHY	VR_CTL				REG_CPUVCC_TM								
P131		VR_CTL_PHY	VR_CTL				REG_CPUVCC_IMX								
P132		VR_CTL_PHY	VR_CTL				REG_CPUVCC_NPSI								
P133		VR_CTL_PHY	VR_CTL				REG_CPUVCC_FDVID								
P134		VR_CTL_PHY	VR_CTL				REG_CPUVCC_TMX								
P135		VR_CTL_PHY	VR_CTL				REG_CPUVCC_MEMVRSEL								
P136		VR_CTL_PHY	VR_CTL				REG_CPUVCC_RSET								
P137		CPU_VIDSCLK	VR_VID_PHY	VR_VID			CPU_VIDSCLK								
P138			VR_VID_PHY	VR_VID			CPU_VIDSCLK_R								
P139		CPU_VIDALERT_L	VR_VID_PHY	VR_VID			CPU_VIDALERT_L								
P140			VR_VID_PHY	VR_VID			CPU_VIDALERT_R_L								
P141		CPU_VIDSOUT	VR_VID_PHY	VR_VID			CPU_VIDSOUT								
P142			VR_VID_PHY	VR_VID			CPU_VIDSOUT_R								
Output Bus															
P143		POWER	POWER	1.8V			PPCPUVCC S0 CPU								

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2</

D

C

B

A

8

7

6

5

4

3

2

1

3.3V S5/5V S4

Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus					
H24 POWER	POWER	12V			REG VIN U7600 67
H25 POWER	POWER	5V			REG VCC1 U7600 67
H25 POWER	POWER	5V			REG VCC2 U7600 67
3.3V S5					
H45 VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG PHASE P3V3S5 67
H47 VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG BOOT P3V3S5 67
H47 VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT P3V3S5 RC 67
H47 VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG UGATE P3V3S5 67
H35 VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG LGATE P3V3S5 67
H35 VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P3V3S5 67
H10 VR_CTL_PHY	VR_CTL				REG P3V3S5 ISEN 67
H10 VR_CTL_PHY	VR_CTL				REG P3V3S5 OCSET 67
H10 VR_CTL_PHY	VR_CTL				REG P3V3S5 FSET 67
H10 VR_CTL_PHY	VR_CTL				REG P3V3S5 VOUT 67
H10 VR_CTL_PHY	VR_CTL				REG P3V3S5 VOUT R 67
H10 VR_CTL_PHY	VR_CTL				REG P3V3S5 FB 67
5V S3					
H13 VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG PHASE P5VS4 67
H13 VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG BOOT P5VS4 67
H13 VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT P5VS4 RC 67
H13 VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG UGATE P5VS4 67
H13 VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG LGATE P5VS4 67
H13 VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P5VS4 67
H13 VR_CTL_PHY	VR_CTL				REG P5VS4 ISEN 67
H13 VR_CTL_PHY	VR_CTL				REG P5VS4 OCSET 67
H13 VR_CTL_PHY	VR_CTL				REG P5VS4 FSET 67
H13 VR_CTL_PHY	VR_CTL				REG P5VS4 VOUT 67
H13 VR_CTL_PHY	VR_CTL				REG P5VS4 VOUT R 67
H13 VR_CTL_PHY	VR_CTL				REG P5VS4 FB 67
Output Bus					
H15 POWER	POWER	5V			PP5V S5 67
H15 POWER	POWER	5V			PP5V S4 67
H15 POWER	POWER	3.3V			PP3V3 S5 67
FET Switched					
H12 POWER	POWER	5V			PP5V S0 67
H24 POWER	POWER	3.3V			PP3V3 S4 67
H12 POWER	POWER	3.3V			PP3V3 S0 67
H12 POWER	POWER	3.3V			PP3V3 S0 SSD 67
H12 POWER	POWER	3.3V			PP3V3 ENET 67
H12 POWER	POWER	3.3V			PP3V3 TBTLIC 67
Sensed					
H13 POWER	POWER	3.3V			PPSSD S0 67
H17 POWER	POWER	3.3V			PP3V3 S4 AP 67

3.42V G3H

Physical	Spacing	Voltage	DIDT	NO_TEST	
3.42V G3H					
H15 POWER	VR_SWITCH	12V	TRUE		P3V42G3H BOOST 62
H15 POWER	VR_SWITCH	12V	TRUE		P3V42G3H SW 62
H15 VR_CTL_PHY	VR_CTL				P3V42G3H FB 62
H15 VR_CTL_PHY	VR_CTL				P3V42G3H SHDN L 62
Output Bus					
H15 POWER	POWER	3.425V			PP3V42_G3H 67

3.3V G3

Physical	Spacing	Voltage	DIDT	NO_TEST	
H15 POWER	POWER	3.3V			PP3V3 G3 67

HDD S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
FET Switched					
H15 POWER	POWER	5V			PPHDD_S0 67
Sensed					
H15 POWER	POWER	5V			PP5V_S0 HDD 67

12V

Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus					
H15 POWER	POWER	12V			PP12V ACDC 67
FET Switched					
H15 POWER	POWER	12V			PP12V_S5 67
H15 POWER	POWER	12V			PP12V_S0 67
H15 POWER	POWER	12V			PP12V_S0 BLC 67
H15 POWER	POWER	12V			PPHDD12_S0 67
Sensed					
H15 POWER	POWER	12V			PP12V G3H 67
H15 POWER	POWER	12V			PP12V G3H P3V42 62
H15 POWER	POWER	12V			PP12V_S0 GPUCORE 67
H15 POWER	POWER	12V			PP12V_S0 FBVDDQ 67
H15 POWER	POWER	12V			PP12V_S0 HDD 67


Ground/Common

Physical	Spacing	Voltage	DIDT	NO_TEST	
Common					
H15 GND	GND	0V			GND 67

SYNC MASTER=J17 ULTIMATE

SYNC DATE=05/16/2013

Platform VReg Constraints

 Apple Inc.

DRAWING NUMBER

051-9884

SIZE

D

REVISION

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

120 OF 127

SHEET

101 OF 106

D

C

B

A

8

7

6

5

4

3

2

1

Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTDP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C	*	=2x_DIELECTRIC	?
TBT_SPI	*	=2x_DIELECTRIC	?
TBTDP	*	=5x_DIELECTRIC	?
TBTDP	TOP, BOTTOM	=7x_DIELECTRIC	?
BGA_TBT_AREA	*	0.075MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_TBT	BGA_TBT_AREA

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

Pairs should be within 100 mils of clock length.

Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.

DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing		
H001	DP_850	DISPLAYPORT	DP_TBTSNKO_ML_C P<3..0>	28 83
H002	DP_850	DISPLAYPORT	DP_TBTSNKO_ML_C N<3..0>	28 83
H003 DP_TBTSNKO_ML	DP_850	DISPLAYPORT	DP_TBTSNKO_ML_P<3..0>	28
H004 DP_TBTSNKO_ML	DP_850	DISPLAYPORT	DP_TBTSNKO_ML_N<3..0>	28
H005	DP_850	DISPLAYPORT	DP_TBTSNKO_AUXCH_C_P	28 83
H006	DP_850	DISPLAYPORT	DP_TBTSNKO_AUXCH_C_N	28
H007 DP_TBTSNKO_AUX	DP_850	DISPLAYPORT	DP_TBTSNKO_AUXCH_P	28
H008 DP_TBTSNKO_AUX	DP_850	DISPLAYPORT	DP_TBTSNKO_AUXCH_N	28
H009	DP_850	DISPLAYPORT	DP_TBTSNK1_ML_C P<3..0>	28 83
H010	DP_850	DISPLAYPORT	DP_TBTSNK1_ML_C N<3..0>	28 83
H011 DP_TBTSNK1_ML	DP_850	DISPLAYPORT	DP_TBTSNK1_ML_P<3..0>	28
H012 DP_TBTSNK1_ML	DP_850	DISPLAYPORT	DP_TBTSNK1_ML_N<3..0>	28
H013	DP_850	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_P	28 83
H014	DP_850	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_N	28 83
H015 DP_TBTSNK1_AUX	DP_850	DISPLAYPORT	DP_TBTSNK1_AUXCH_P	28
H016 DP_TBTSNK1_AUX	DP_850	DISPLAYPORT	DP_TBTSNK1_AUXCH_N	28
H017				
H018 DP_INTPH_TBT_ML_MUX	DP_850	DISPLAYPORT	DP_TBTSRC_ML_P<3..0>	43
H019 DP_INTPH_TBT_ML_MUX	DP_850	DISPLAYPORT	DP_TBTSRC_ML_N<3..0>	43
H020 DP_INTPH_TBT_ML_MUX	DP_850	DISPLAYPORT	DP_TBTSRC_ML_C P<3..0>	43
H021 DP_INTPH_TBT_ML_MUX	DP_850	DISPLAYPORT	DP_TBTSRC_ML_C N<3..0>	43
H022 DP_INTPH_TBT_AUX_MUX	DP_850	DISPLAYPORT	DP_TBTSRC_AUXCH_P	43
H023 DP_INTPH_TBT_AUX_MUX	DP_850	DISPLAYPORT	DP_TBTSRC_AUXCH_N	43
H024	DP_850	DISPLAYPORT	DP_TBTSRC_AUX_C_P	43
H025	DP_850	DISPLAYPORT	DP_TBTSRC_AUX_C_N	43
H026				
H027	TBT_12C_55S	TBT_12C	I2C_TBTRTR_SCL	28
H028	TBT_12C_55S	TBT_12C	I2C_TBTRTR_SDA	28
H029				
H030 TBT_SEI_CLK	TBT_SEI_55S	TBT_SEI	TBT_SPI_CLK	28
H031 TBT_SEI_MOSI	TBT_SEI_55S	TBT_SEI	TBT_SPI_MOSI	28
H032 TBT_SEI_MISO	TBT_SEI_55S	TBT_SEI	TBT_SPI_MISO	28
H033 TBT_SEI_CS_L	TBT_SEI_55S	TBT_SEI	TBT_SPI_CS_L	28

*: Only used on hosts supporting T29 video-in

DisplayPort

Electrical Constraint Set		Physical	Spacing	
Graphics Source				
REQ5	DP_INTN1_EG_ML_MUX	DP_850	DISPLAYPORT	DP_INT_EG_ML_P<3..0>
REQ6	DP_INTN1_EG_ML_MUX	DP_850	DISPLAYPORT	DP_INT_EG_ML_N<3..0>
REQ7	DP_INTN1_EG_AUX_MUX	DP_850	DISPLAYPORT	DP_INT_EG_AUX_P
REQ8	DP_INTN1_EG_AUX_MUX	DP_850	DISPLAYPORT	DP_INT_EG_AUX_N
REQ9	DP_INTN1_EG_AUX_MUX	DP_850	DISPLAYPORT	DP_INT_EG_AUX_C_P
REQ10	DP_INTN1_EG_AUX_MUX	DP_850	DISPLAYPORT	DP_INT_EG_AUX_C_N
Internal Panel				
REQ11		DP_850	DISPLAYPORT	DP_INTN1_ML_C_P<3..0>
REQ12		DP_850	DISPLAYPORT	DP_INTN1_ML_C_N<3..0>
REQ13	DP_INTN1_ML_CONN	DP_850	DISPLAYPORT	DP_INTN1_ML_P<3..0>
REQ14	DP_INTN1_ML_CONN	DP_850	DISPLAYPORT	DP_INTN1_ML_N<3..0>
REQ15	DP_INTN1_AUX_CONN	DP_850	DISPLAYPORT	DP_INTN1_AUX_P
REQ16	DP_INTN1_AUX_CONN	DP_850	DISPLAYPORT	DP_INTN1_AUX_N
Internal DP SPDIF				
REQ17			HDA	DP_INT_SPDIF_AUDIO

TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	
Port A			
E549 TBT_A_R2D1	TBTDP_90D	TBTDP	TBT A R2D C P<1> 28 31
E549 TBT_A_R2D1	TBTDP_90D	TBTDP	TBT A R2D C N<1> 28 31
E583 TBT_A_R2D0	TBTDP_90D	TBTDP	TBT A R2D C P<0> 28 31
E583 TBT_A_R2D0	TBTDP_90D	TBTDP	TBT A R2D C N<0> 28 31
E640	TBTDP_90D	TBTDP	TBT A R2D P<1..0> 31
E640	TBTDP_90D	TBTDP	TBT A R2D N<1..0> 31
E650 DP_TBTPA_ML1	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1> 28 31
E650 DP_TBTPA_ML1	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1> 28 31
E680 DP_TBTPA_ML3	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3> 28 31
E680 DP_TBTPA_ML3	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3> 28 31
E649	DP_85D	DISPLAYPORT	DP TBTPA ML N<1> 31
E649	DP_85D	DISPLAYPORT	DP TBTPA ML N<1> 31
E649	DP_85D	DISPLAYPORT	DP TBTPA ML P<3> 31
E649	DP_85D	DISPLAYPORT	DP TBTPA ML N<3> 31
E649	DP_85D	DISPLAYPORT	DP A LSX ML P<1> 31
E649	DP_85D	DISPLAYPORT	DP A LSX ML N<1> 31
E649	TBTDP_90D	TBTDP	TBT A D2R C P<1..0> 31
E650	TBTDP_90D	TBTDP	TBT A D2R C N<1..0> 31
E660 TBT_A_D2R1	TBTDP_90D	TBTDP	TBT A D2R P<1> 28 31
E660 TBT_A_D2R1	TBTDP_90D	TBTDP	TBT A D2R N<1> 28 31
E660 TBT_A_D2R0	TBTDP_90D	TBTDP	TBT A D2R P<0> 28 31
E660 TBT_A_D2R0	TBTDP_90D	TBTDP	TBT A D2R N<0> 28 31
E650 TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C P 28 31
E650 TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C N 28 31
E649	DP_85D	DISPLAYPORT	DP TBTPA AUXCH P 31
E649	DP_85D	DISPLAYPORT	DP TBTPA AUXCH N 31
E649 DP_A_AUXCH_DDC	DP_85D	DISPLAYPORT	DP A AUXCH DDC P 31
E649 DP_A_AUXCH_DDC	DP_85D	DISPLAYPORT	DP A AUXCH DDC N 31
E660	TBTDP_90D	TBTDP	TBT A D2R1 AUXDDC P 31
E660	TBTDP_90D	TBTDP	TBT A D2R1 AUXDDC N 31
Port B			
E649 TBT_B_R2D1	TBTDP_90D	TBTDP	TBT B R2D C P<1> 28 32
E649 TBT_B_R2D1	TBTDP_90D	TBTDP	TBT B R2D C N<1> 28 32
E650 TBT_B_R2D0	TBTDP_90D	TBTDP	TBT B R2D C P<0> 28 32
E650 TBT_B_R2D0	TBTDP_90D	TBTDP	TBT B R2D C N<0> 28 32
E650	TBTDP_90D	TBTDP	TBT B R2D P<1..0> 32
E650	TBTDP_90D	TBTDP	TBT B R2D N<1..0> 32
E650 DP_TBTPB_ML1	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1> 28 32
E650 DP_TBTPB_ML1	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1> 28 32
E680 DP_TBTPB_ML3	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3> 28 32
E680 DP_TBTPB_ML3	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3> 28 32
E649	DP_85D	DISPLAYPORT	DP TBTPB ML N<1> 32
E649	DP_85D	DISPLAYPORT	DP TBTPB ML P<3> 32
E649	DP_85D	DISPLAYPORT	DP TBTPB ML N<3> 32
E650 DP_B_LSX	DP_85D	DISPLAYPORT	DP B LSX ML P<1> 32
E650 DP_B_LSX	DP_85D	DISPLAYPORT	DP B LSX ML N<1> 32
E660	TBTDP_90D	TBTDP	TBT B D2R C P<1..0> 32
E660	TBTDP_90D	TBTDP	TBT B D2R C N<1..0> 32
E660 TBT_B_D2R1	TBTDP_90D	TBTDP	TBT B D2R P<1> 28 32
E660 TBT_B_D2R1	TBTDP_90D	TBTDP	TBT B D2R N<1> 28 32
E660 TBT_B_D2R0	TBTDP_90D	TBTDP	TBT B D2R P<0> 28 32
E660 TBT_B_D2R0	TBTDP_90D	TBTDP	TBT B D2R N<0> 28 32
E650 TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C P 28 32
E650 TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C N 28 32
E649	DP_85D	DISPLAYPORT	DP TBTPB AUXCH P 32
E649	DP_85D	DISPLAYPORT	DP TBTPB AUXCH N 32
E649 DP_B_AUXCH_DDC	DP_85D	DISPLAYPORT	DP B AUXCH DDC P 32
E649 DP_B_AUXCH_DDC	DP_85D	DISPLAYPORT	DP B AUXCH DDC N 32
E660	TBTDP_90D	TBTDP	TBT B D2R1 AUXDDC P 32
E660	TBTDP_90D	TBTDP	TBT B D2R1 AUXDDC N 32

GDDR5

GDDR5-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12 NM	=STANDARD	=STANDARD
GDDR_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GDDR_MA_PHY	*	GDDR_45S
GDDR_ADBI_PHY	*	GDDR_45S
GDDR_CTRL_PHY	*	GDDR_45S
GDDR_CLK_PHY	*	GDDR_80D
GDDR_DQ_PHY	*	GDDR_45S
GDDR_EDC_PHY	*	GDDR_45S
GDDR_DBI_PHY	*	GDDR_45S
GDDR_WCK_PHY	*	GDDR_80D

Main Segment Min Spacing Rules for 4.5 Gbps or Less (AMD Doc# 49919)

Trace-to-Trace					Isolation				
Table	Micro	Design	Strip	Design	Micro	Design	Strip	Design	Comments
5-6/5-7	2:1	2:1	2:1	2:1	5:1	5:1	5:1	5:1	Memory address (MA). Implemented 4.5 Gbps or less rules for K70.
5-6/5-7	2:1	2:1	2:1	2:1	5:1	5:1	5:1	5:1	Address dynamic bus inversion (ADBI)
5-6/5-7	2:1	2:1	2:1	2:1	5:1	5:1	5:1	5:1	Control (CTRL)
5-6/5-7	5:1	5:1	5:1	5:1	5:1	5:1	5:1	5:1	Clock (CLK)
5-6/5-7	3:1	3:1	3:1	3:1	5:1	5:1	5:1	5:1	Data (DQ)
5-6/5-7	7:1	7:1	7:1	7:1	7:1	7:1	7:1	7:1	Error detection pins (EDC). Using larger isolation rules,
5-6/5-7	3:1	3:1	3:1	3:1	5:1	5:1	5:1	5:1	Data dynamic bus inversion (DBI)
5-6/5-7	5:1	5:1	5:1	5:1	5:1	5:1	5:1	5:1	Forwarded clock (WCK)

GDDR5-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR_ISO	*	=3X_DIELECTRIC	?
GDDR_ISO	TOP,BOTTOM	=5x_DIELECTRIC	?
GDDR_MA2MA	*	=2x_DIELECTRIC	?
GDDR_MA2MA	TOP,BOTTOM	=3X_DIELECTRIC	?
GDDR_ADBI2ADBI	*	=2x_DIELECTRIC	?
GDDR_ADBI2ADBI	TOP,BOTTOM	=2x_DIELECTRIC	?
GDDR_CTRL2CTRL	*	=2x_DIELECTRIC	?
GDDR_CTRL2CTRL	TOP,BOTTOM	=2x_DIELECTRIC	?
GDDR_CLK2CLK	*	=3X_DIELECTRIC	?
GDDR_CLK2CLK	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR_DQ2DQ	*	=3x_DIELECTRIC	?
GDDR_DQ2DQ	TOP, BOTTOM	=3x_DIELECTRIC	?
GDDR_EDC_ISO	*	=3X_DIELECTRIC	?
GDDR_EDC_ISO	TOP, BOTTOM	=5X_DIELECTRIC	?
GDDR_EDC2EDC	*	=3X_DIELECTRIC	?
GDDR_EDC2EDC	TOP, BOTTOM	=5X_DIELECTRIC	?
GDDR_DBI2DBI	*	=3x_DIELECTRIC	?
GDDR_DBI2DBI	TOP, BOTTOM	=3x_DIELECTRIC	?
GDDR_WCK2WCK	*	=3X_DIELECTRIC	?
GDDR_WCK2WCK	TOP, BOTTOM	=5x_DIELECTRIC	?

Constraints (x in $\{A, B\}$, y in $\{0, 1\}$)
Memory Address: $MA_{xy}[8:0]$

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_MA	*	*	GDDR_ISO
GDDR_*_*_MA	=SAME	*	GDDR_MA2MA

Address Dynamic Bus Inversion: ADBIx

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_ADBI	*	*	GDDR_ISO
GDDR_*_*_ADBI	=SAME	*	GDDR_ADBI2ADBI

Control: Reset, CKExy, CSxy, WExy, RASxy, CASxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_CTRL	*	*	GDDR_ISO
GDDR_*_*_CTRL	*	*	GDDR_ISO
GDDR_*_*_CTRL	=SAME	*	GDDR_CTRL2CTRL

Clock: CKxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_CLK	*	*	GDDR_ISO
GDDR_*_*_CLK	=SAME	*	GDDR_CLK2CLK

GPU

GPU-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_GPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

GPU-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_GPU_ISO	*	=4:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_GPU	*	*	CLK_GPU_ISO

GDDR5 Frame Buffer A

Electrical Constraint Set	Physical	Spacing		
Memory Address				
H643 GDDR_A0_MA	GDDR_MA_PHY	GDDR_A_0_MA	FB_A0_A<8..0>	NO_TEST=TRUE
H643 GDDR_A1_MA	GDDR_MA_PHY	GDDR_A_1_MA	FB_A1_A<8..0>	NO_TEST=TRUE
Address Dynamic Bus Inv				
H643 GDDR_A0_ADBI	GDDR_ADBI_PHY	GDDR_A_0_ADBI	FB_A0_ABI_L	NO_TEST=TRUE
H643 GDDR_A1_ADBI	GDDR_ADBI_PHY	GDDR_A_1_ADBI	FB_A1_ABI_L	NO_TEST=TRUE
Control				
H643 GDDR_A0_CKE	GDDR_CTRI_PHY	GDDR_A_0_CTRI	FB_A0_CKE_L	NO_TEST=TRUE
H643 GDDR_A0_CTRI	GDDR_CTRI_PHY	GDDR_A_0_CTRI	FB_A0_CS_L	NO_TEST=TRUE
H643 GDDR_A0_CTRI	GDDR_CTRI_PHY	GDDR_A_0_CTRI	FB_A0_WE_L	NO_TEST=TRUE
H643 GDDR_A0_CTRI	GDDR_CTRI_PHY	GDDR_A_0_CTRI	FB_A0_CAS_L	NO_TEST=TRUE
H643 GDDR_A0_CTRI	GDDR_CTRI_PHY	GDDR_A_0_CTRI	FB_A0_RAS_L	NO_TEST=TRUE
H643 GDDR_A1_CKE	GDDR_CTRI_PHY	GDDR_A_1_CTRI	FB_A1_CKE_L	NO_TEST=TRUE
H643 GDDR_A1_CTRI	GDDR_CTRI_PHY	GDDR_A_1_CTRI	FB_A1_CS_L	NO_TEST=TRUE
H643 GDDR_A1_CTRI	GDDR_CTRI_PHY	GDDR_A_1_CTRI	FB_A1_WE_L	NO_TEST=TRUE
H643 GDDR_A1_CTRI	GDDR_CTRI_PHY	GDDR_A_1_CTRI	FB_A1_CAS_L	NO_TEST=TRUE
H643 GDDR_A1_CTRI	GDDR_CTRI_PHY	GDDR_A_1_CTRI	FB_A1_RAS_L	NO_TEST=TRUE
Clock				
H643 GDDR_A0_CLK	GDDR_CLK_PHY	GDDR_A_0_CLK	FB_A0_CLK_P	NO_TEST=TRUE
H643 GDDR_A0_CLK	GDDR_CLK_PHY	GDDR_A_0_CLK	FB_A0_CLK_N	NO_TEST=TRUE
H643 GDDR_A1_CLK	GDDR_CLK_PHY	GDDR_A_1_CLK	FB_A1_CLK_P	NO_TEST=TRUE
H643 GDDR_A1_CLK	GDDR_CLK_PHY	GDDR_A_1_CLK	FB_A1_CLK_N	NO_TEST=TRUE
Data				
H643 GDDR_A0_DQ_BYTE0	GDDR_DQ_PHY	GDDR_A_0_DQ	FB_A0_DQ<7..0>	NO_TEST=TRUE
H643 GDDR_A0_DQ_BYTE1	GDDR_DQ_PHY	GDDR_A_0_DQ	FB_A0_DQ<15..8>	NO_TEST=TRUE
H643 GDDR_A0_DQ_BYTE2	GDDR_DQ_PHY	GDDR_A_0_DQ	FB_A0_DQ<23..16>	NO_TEST=TRUE
H643 GDDR_A0_DQ_BYTE3	GDDR_DQ_PHY	GDDR_A_0_DQ	FB_A0_DQ<31..24>	NO_TEST=TRUE
H643 GDDR_A1_DQ_BYTE0	GDDR_DQ_PHY	GDDR_A_1_DQ	FB_A1_DQ<7..0>	NO_TEST=TRUE
H643 GDDR_A1_DQ_BYTE1	GDDR_DQ_PHY	GDDR_A_1_DQ	FB_A1_DQ<15..8>	NO_TEST=TRUE
H643 GDDR_A1_DQ_BYTE2	GDDR_DQ_PHY	GDDR_A_1_DQ	FB_A1_DQ<23..16>	NO_TEST=TRUE
H643 GDDR_A1_DQ_BYTE3	GDDR_DQ_PHY	GDDR_A_1_DQ	FB_A1_DQ<31..24>	NO_TEST=TRUE
Error Detection				
H643 GDDR_A0_EDC0	GDDR_EDC_PHY	GDDR_A_0_EDC	FB_A0_EDC<0>	NO_TEST=TRUE
H643 GDDR_A0_EDC1	GDDR_EDC_PHY	GDDR_A_0_EDC	FB_A0_EDC<1>	NO_TEST=TRUE
H643 GDDR_A0_EDC2	GDDR_EDC_PHY	GDDR_A_0_EDC	FB_A0_EDC<2>	NO_TEST=TRUE
H643 GDDR_A0_EDC3	GDDR_EDC_PHY	GDDR_A_0_EDC	FB_A0_EDC<3>	NO_TEST=TRUE
H643 GDDR_A1_EDC0	GDDR_EDC_PHY	GDDR_A_1_EDC	FB_A1_EDC<0>	NO_TEST=TRUE
H643 GDDR_A1_EDC1	GDDR_EDC_PHY	GDDR_A_1_EDC	FB_A1_EDC<1>	NO_TEST=TRUE
H643 GDDR_A1_EDC2	GDDR_EDC_PHY	GDDR_A_1_EDC	FB_A1_EDC<2>	NO_TEST=TRUE
H643 GDDR_A1_EDC3	GDDR_EDC_PHY	GDDR_A_1_EDC	FB_A1_EDC<3>	NO_TEST=TRUE
Data Dynamic Bus Inv				
H643 GDDR_A0_DBI0	GDDR_DBI_PHY	GDDR_A_0_DBI	FB_A0_DBI_L<0>	NO_TEST=TRUE
H643 GDDR_A0_DBI1	GDDR_DBI_PHY	GDDR_A_0_DBI	FB_A0_DBI_L<1>	NO_TEST=TRUE
H643 GDDR_A0_DBI2	GDDR_DBI_PHY	GDDR_A_0_DBI	FB_A0_DBI_L<2>	NO_TEST=TRUE
H643 GDDR_A0_DBI3	GDDR_DBI_PHY	GDDR_A_0_DBI	FB_A0_DBI_L<3>	NO_TEST=TRUE
H643 GDDR_A1_DBI0	GDDR_DBI_PHY	GDDR_A_1_DBI	FB_A1_DBI_L<0>	NO_TEST=TRUE
H643 GDDR_A1_DBI1	GDDR_DBI_PHY	GDDR_A_1_DBI	FB_A1_DBI_L<1>	NO_TEST=TRUE
H643 GDDR_A1_DBI2	GDDR_DBI_PHY	GDDR_A_1_DBI	FB_A1_DBI_L<2>	NO_TEST=TRUE
H643 GDDR_A1_DBI3	GDDR_DBI_PHY	GDDR_A_1_DBI	FB_A1_DBI_L<3>	NO_TEST=TRUE
Forwarded Clock				
H643 GDDR_A0_WCK0	GDDR_WCK_PHY	GDDR_A_0_WCK	FB_A0_WCKL_P<0>	NO_TEST=TRUE
H643 GDDR_A0_WCK0	GDDR_WCK_PHY	GDDR_A_0_WCK	FB_A0_WCKL_N<0>	NO_TEST=TRUE
H643 GDDR_A0_WCK1	GDDR_WCK_PHY	GDDR_A_0_WCK	FB_A0_WCKL_P<1>	NO_TEST=TRUE
H643 GDDR_A0_WCK1	GDDR_WCK_PHY	GDDR_A_0_WCK	FB_A0_WCKL_N<1>	NO_TEST=TRUE
H643 GDDR_A1_WCK0	GDDR_WCK_PHY	GDDR_A_1_WCK	FB_A1_WCKL_P<0>	NO_TEST=TRUE
H643 GDDR_A1_WCK0	GDDR_WCK_PHY	GDDR_A_1_WCK	FB_A1_WCKL_N<0>	NO_TEST=TRUE
H643 GDDR_A1_WCK1	GDDR_WCK_PHY	GDDR_A_1_WCK	FB_A1_WCKL_P<1>	NO_TEST=TRUE
H643 GDDR_A1_WCK1	GDDR_WCK_PHY	GDDR_A_1_WCK	FB_A1_WCKL_N<1>	NO_TEST=TRUE

GPU


Electrical Constraint Set	Physical	Spacing	
Clocks			
H24	CLK_GPU_55S	CLK_GPU	PEX TSTCLK O FL 78
H21	CLK_GPU_55S	CLK_GPU	PEX TSTCLK O NG 78
H45	CLK_PCIE_PHY	CLK_PCIE	GPU TESTMODE 81
H55	CLK_PCIE_PHY	CLK_PCIE	GPU PEX TERMP 78
H46	CLK_GPU_55S	CLK_GPU	FB A0 CK MID NO_TEST_VDD 81
H12	CLK_GPU_55S	CLK_GPU	FB A1 CK MID NO_TEST_VDD 81
H46	CLK_GPU_55S	CLK_GPU	FB B0 CK MID NO_TEST_VDD 82
H70	CLK_GPU_55S	CLK_GPU	FB B1 CK MID NO_TEST_VDD 82
H46	CLK_GPU_55S	CLK_GPU	FB C0 CK MID NO_TEST_VDD 82
H46	CLK_GPU_55S	CLK_GPU	FB C1 CK MID NO_TEST_VDD 82
H75	CLK_GPU_55S	CLK_GPU	FB D0 CK MID NO_TEST_VDD 82
H37	CLK_GPU_55S	CLK_GPU	FB D1 CK MID NO_TEST_VDD 82
H37	CLK_GPU_55S	CLK_GPU	GPU JTAG TCK 81 85
H37	CLK_GPU_55S	CLK_GPU	GPU ROM SCLK 81 84
H37	CLK_GPU_55S	CLK_GPU	GPU ROM SCLK R 84
H37	CLK_GPU_55S	CLK_GPU	GPU XTALOUT 81 84
H37	CLK_GPU_55S	CLK_GPU	GPU OSC 27M XTALOUT 81 84
H37	CLK_GPU_55S	CLK_GPU	GPU OSC 27M XTALIN 81 84
SMB			
H50	SMB_PHY	SMB	GPU SMB CLK 81 84
H50	SMB_PHY	SMB	GPU SMB DAT 81 84
H50	SMB_PHY	SMB	GPU SMB CLK R 49 84
H50	SMB_PHY	SMB	GPU SMB DAT R 49 84
PCIe Compensation			
H50	PCIE_50S	COMP_PCIE	FB CAL PD VDDQ 80
H50	PCIE_50S	COMP_PCIE	FB CAL PU_GND 80
H50	PCIE_50S	COMP_PCIE	FB CAL TERM GND 80

GDDR5 Frame Buffer B

Electrical Constraint Set	Physical	Spacing		
Memory Address				
MEM0 GDDR_B0_MA	GDDR_MA_PHY	GDDR_B_0_MA	FB B0 A<8..0>	NO_TEST=TRUE 80 82
MEM1 GDDR_B1_MA	GDDR_MA_PHY	GDDR_B_1_MA	FB B1 A<8..0>	NO_TEST=TRUE 80 82
Address Dynamic Bus Inv				
MEM0 GDDR_B0_ADBI	GDDR_ADBI_PHY	GDDR_B_0_ADBI	FB B0 ABI L	NO_TEST=TRUE 80 82
MEM1 GDDR_B1_ADBI	GDDR_ADBI_PHY	GDDR_B_1_ADBI	FB B1 ABI L	NO_TEST=TRUE 80 82
Control				
MEM0 GDDR_B0_CKE	GDDR_CTRL_PHY	GDDR_B_0_CTRL	FB B0 CKE L	NO_TEST=TRUE 80 82
MEM1 GDDR_B0_CTRI	GDDR_CTRL_PHY	GDDR_B_0_CTRL	FB B0 CS L	NO_TEST=TRUE 80 82
MEM0 GDDR_B0_CTRI	GDDR_CTRL_PHY	GDDR_B_0_CTRL	FB B0 WF L	NO_TEST=TRUE 80 82
MEM0 GDDR_B0_CTRI	GDDR_CTRL_PHY	GDDR_B_0_CTRL	FB B0 CAS L	NO_TEST=TRUE 80 82
MEM0 GDDR_B0_CTRI	GDDR_CTRL_PHY	GDDR_B_0_CTRL	FB B0 RAS L	NO_TEST=TRUE 80 82
MEM1 GDDR_B1_CKE	GDDR_CTRL_PHY	GDDR_B_1_CTRL	FB B1 CKE L	NO_TEST=TRUE 80 82
MEM1 GDDR_B1_CTRI	GDDR_CTRL_PHY	GDDR_B_1_CTRL	FB B1 CS L	NO_TEST=TRUE 80 82
MEM1 GDDR_B1_CTRI	GDDR_CTRL_PHY	GDDR_B_1_CTRL	FB B1 WF L	NO_TEST=TRUE 80 82
MEM1 GDDR_B1_CTRI	GDDR_CTRL_PHY	GDDR_B_1_CTRL	FB B1 CAS L	NO_TEST=TRUE 80 82
MEM1 GDDR_B1_CTRI	GDDR_CTRL_PHY	GDDR_B_1_CTRL	FB B1 RAS L	NO_TEST=TRUE 80 82
Clock				
MEM0 GDDR_B0_CLK	GDDR_CLK_PHY	GDDR_B_0_CLK	FB B0 CLK P	NO_TEST=TRUE 80 82
MEM0 GDDR_B0_CLK	GDDR_CLK_PHY	GDDR_B_0_CLK	FB B0 CLK N	NO_TEST=TRUE 80 82
MEM0 GDDR_B1_CLK	GDDR_CLK_PHY	GDDR_B_1_CLK	FB B1 CLK P	NO_TEST=TRUE 80 82
MEM1 GDDR_B1_CLK	GDDR_CLK_PHY	GDDR_B_1_CLK	FB B1 CLK N	NO_TEST=TRUE 80 82
Data				
DATA0 GDDR_B0_DQ_BYTE0	GDDR_DQ_PHY	GDDR_B_0_DQ	FB B0 DQ<7..0>	NO_TEST=TRUE 80 82
DATA0 GDDR_B0_DQ_BYTE1	GDDR_DQ_PHY	GDDR_B_0_DQ	FB B0 DQ<15..8>	NO_TEST=TRUE 80 82
DATA0 GDDR_B0_DQ_BYTE2	GDDR_DQ_PHY	GDDR_B_0_DQ	FB B0 DQ<23..16>	NO_TEST=TRUE 80 82
DATA0 GDDR_B0_DQ_BYTE3	GDDR_DQ_PHY	GDDR_B_0_DQ	FB B0 DQ<31..24>	NO_TEST=TRUE 80 82
DATA1 GDDR_B1_DQ_BYTE0	GDDR_DQ_PHY	GDDR_B_1_DQ	FB B1 DQ<7..0>	NO_TEST=TRUE 80 82
DATA1 GDDR_B1_DQ_BYTE1	GDDR_DQ_PHY	GDDR_B_1_DQ	FB B1 DQ<15..8>	NO_TEST=TRUE 80 82
DATA1 GDDR_B1_DQ_BYTE2	GDDR_DQ_PHY	GDDR_B_1_DQ	FB B1 DQ<23..16>	NO_TEST=TRUE 80 82
DATA1 GDDR_B1_DQ_BYTE3	GDDR_DQ_PHY	GDDR_B_1_DQ	FB B1 DQ<31..24>	NO_TEST=TRUE 80 82
Error Detection				
ED00 GDDR_B0_EDC0	GDDR_EDC_PHY	GDDR_B_0_EDC	FB B0 EDC<0>	NO_TEST=TRUE 80 82
ED01 GDDR_B0_EDC1	GDDR_EDC_PHY	GDDR_B_0_EDC	FB B0 EDC<1>	NO_TEST=TRUE 80 82
ED02 GDDR_B0_EDC2	GDDR_EDC_PHY	GDDR_B_0_EDC	FB B0 EDC<2>	NO_TEST=TRUE 80 82
ED03 GDDR_B0_EDC3	GDDR_EDC_PHY	GDDR_B_0_EDC	FB B0 EDC<3>	NO_TEST=TRUE 80 82
ED04 GDDR_B1_EDC0	GDDR_EDC_PHY	GDDR_B_1_EDC	FB B1 EDC<0>	NO_TEST=TRUE 80 82
ED05 GDDR_B1_EDC1	GDDR_EDC_PHY	GDDR_B_1_EDC	FB B1 EDC<1>	NO_TEST=TRUE 80 82
ED06 GDDR_B1_EDC2	GDDR_EDC_PHY	GDDR_B_1_EDC	FB B1 EDC<2>	NO_TEST=TRUE 80 82
ED07 GDDR_B1_EDC3	GDDR_EDC_PHY	GDDR_B_1_EDC	FB B1 EDC<3>	NO_TEST=TRUE 80 82
Data Dynamic Bus Inv				
DBI0 GDDR_B0_DBI0	GDDR_DBI_PHY	GDDR_B_0_DBI	FB B0 DBI L<0>	NO_TEST=TRUE 80 82
DBI1 GDDR_B0_DBI1	GDDR_DBI_PHY	GDDR_B_0_DBI	FB B0 DBI L<1>	NO_TEST=TRUE 80 82
DBI2 GDDR_B0_DBI2	GDDR_DBI_PHY	GDDR_B_0_DBI	FB B0 DBI L<2>	NO_TEST=TRUE 80 82
DBI3 GDDR_B0_DBI3	GDDR_DBI_PHY	GDDR_B_0_DBI	FB B0 DBI L<3>	NO_TEST=TRUE 80 82
DBI4 GDDR_B1_DBI0	GDDR_DBI_PHY	GDDR_B_1_DBI	FB B1 DBI L<0>	NO_TEST=TRUE 80 82
DBI5 GDDR_B1_DBI1	GDDR_DBI_PHY	GDDR_B_1_DBI	FB B1 DBI L<1>	NO_TEST=TRUE 80 82
DBI6 GDDR_B1_DBI2	GDDR_DBI_PHY	GDDR_B_1_DBI	FB B1 DBI L<2>	NO_TEST=TRUE 80 82
DBI7 GDDR_B1_DBI3	GDDR_DBI_PHY	GDDR_B_1_DBI	FB B1 DBI L<3>	NO_TEST=TRUE 80 82
Forwarded Clock				
WCK0 GDDR_B0_WCK0	GDDR_WCK_PHY	GDDR_B_0_WCK	FB B0 WCLK P<0>	NO_TEST=TRUE 80 82
WCK1 GDDR_B0_WCK0	GDDR_WCK_PHY	GDDR_B_0_WCK	FB B0 WCLK N<0>	NO_TEST=TRUE 80 82
WCK2 GDDR_B0_WCK1	GDDR_WCK_PHY	GDDR_B_0_WCK	FB B0 WCLK P<1>	NO_TEST=TRUE 80 82
WCK3 GDDR_B0_WCK1	GDDR_WCK_PHY	GDDR_B_0_WCK	FB B0 WCLK N<1>	NO_TEST=TRUE 80 82
WCK4 GDDR_B1_WCK0	GDDR_WCK_PHY	GDDR_B_1_WCK	FB B1 WCLK P<0>	NO_TEST=TRUE 80 82
WCK5 GDDR_B1_WCK0	GDDR_WCK_PHY	GDDR_B_1_WCK	FB B1 WCLK N<0>	NO_TEST=TRUE 80 82
WCK6 GDDR_B1_WCK1	GDDR_WCK_PHY	GDDR_B_1_WCK	FB B1 WCLK P<1>	NO_TEST=TRUE 80 82
WCK7 GDDR_B1_WCK1	GDDR_WCK_PHY	GDDR_B_1_WCK	FB B1 WCLK N<1>	NO_TEST=TRUE 80 82

Frame Buffer Reset

Electrical Constraint Set		Physical	Spacing	
Reset				
FR4	GDDR_A0 RESET	GDDR_50S	GDDR_CTRL	FB A0 RESET L
	GDDR_A1 RESET	GDDR_50S	GDDR_CTRL	FB A1 RESET L
	GDDR_B0 RESET	GDDR_50S	GDDR_CTRL	FB B0 RESET L
	GDDR_B1 RESET	GDDR_50S	GDDR_CTRL	FB B1 RESET L
	GDDR_C0 RESET	GDDR_50S	GDDR_CTRL	FB C0 RESET L
	GDDR_C1 RESET	GDDR_50S	GDDR_CTRL	FB C1 RESET L
	GDDR_D0 RESET	GDDR_50S	GDDR_CTRL	FB D0 RESET L
	GDDR_D1 RESET	GDDR_50S	GDDR_CTRL	FB D1 RESET L

SYNC MASTER=D8 AARON		SYNC DATE=03/13/2012	
PAGE TITLE			
GDDR5/GPU Constraints			
 Apple Inc.		DRAWING NUMBER	051-9884
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		122 OF 127	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		103 OF 106	
IV ALL RIGHTS RESERVED			

Backlight Controller

BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

BLC-specific Spacing Definitions

BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	1.00MM	1000

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?


BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

BKLT MISCELLANEOUS

Electrical Constraint Set	Physical	Spacing	
SPI			
HS00	SMB_PHY	SMB	SMB_PCH_BLC_SCL
HS00	SMB_PHY	SMB	SMB_PCH_BLC_SDA
HS00	SMB_PHY	SMB	SMB_TCON_BLC_SCL
HS00	SMB_PHY	SMB	SMB_TCON_BLC_SDA
12M REFERENCE CRYSTAL			
HS00	CLK_XTAL	XTAL	BLC_MCU_XTAL_IN
HS00	CLK_XTAL	XTAL	BLC_MCU_XTAL_OUT
HS00	CLK_XTAL	XTAL	BLC_MCU_XTAL_OUT_R
250K REFERENCE CLOCKS			
HS00	CPH_50S	CLK_PCH	STRCLK_R1
HS00	CPH_50S	CLK_PCH	LED_DRV CLK

Physical		Spacing	Voltage	DITD	NO_TEST	
Input	Bus					
PP12V	POWER	POWER	12V			PP12V_S0_BLC_VIN2
PP12V	POWER	POWER	12V			PP12V_S0_BLC_VINP
PP12V	POWER	POWER	14V			PRE_REG_OUT
PP12V	POWER	POWER	3.3V			BLC_P3V3S
PP12V	POWER	POWER	3.3V			BLC_P3V3_REF
PP12V	POWER	POWER	3.3V			BLC_P3V3
PP12V	POWER	POWER	3.3V			PP3V3_S0_BLC_R
PP12V	POWER	POWER	8V			SPTX_VIN
PP12V	POWER	POWER	8V			PP8V_BLC
PP12V	POWER	POWER	8V			BLC_VIN2
PP12V	POWER	POWER	14V			BOOST_FET_DRAIN
PP12V	POWER	POWER	12V			BOOST_VDD
PP12V	POWER	POWER	5V			PP5V_S0_BLC_R
PP12V	POWER	POWER	12V			PP12V_S0_BLC_F
Local Ground						
PP12V	BLC_CTL_PHY	BLC_PHASE	0V			BLC_GND_1
PP12V	BLC_CTL_PHY	BLC_PHASE	0V			BLC_GND_2
PP12V	BLC_CTL_PHY	BLC_PHASE	0V			BLC_GND_3
PP12V	GND	GND	0V			AGND_BLC
Backlight						
PP12V	BLC_CTL_PHY	BLC_PHASE				LED_DRIVER_GATE1
PP12V	BLC_CTL_PHY	BLC_PHASE				LED_DRIVER_GATE1_R
PP12V	BLC_CTL_PHY	BLC_PHASE				LED_DRIVER_GATE2
PP12V	BLC_CTL_PHY	BLC_PHASE				LED_DRIVER_GATE2_R
PP12V	BLC_CTL_PHY	BLC_PHASE				LED_DRIVER_GATE3
PP12V	BLC_CTL_PHY	BLC_PHASE				LED_DRIVER_GATE3_R
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRV_R_CS_RC_1
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRV_R_CS_RC_2
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRV_R_CS_RC_3
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRIVER_CS1
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRIVER_CS2
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRIVER_CS3
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRV_R_CS_C1
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRV_R_CS_C2
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRV_R_CS_C3
PP12V	BLC_CTL_PHY	BLC_HV	80V			LED_DRIVER_FDBK_R_1
PP12V	BLC_CTL_PHY	BLC_HV	80V			LED_DRIVER_FDBK_R_2
PP12V	BLC_CTL_PHY	BLC_HV	80V			LED_DRIVER_FDBK_R_3
PP12V	BLC_CTL_PHY	BLC_CTL	80V			LED_DRIVER_FDBK1
PP12V	BLC_CTL_PHY	BLC_CTL	80V			LED_DRIVER_FDBK2
PP12V	BLC_CTL_PHY	BLC_CTL	80V			LED_DRIVER_FDBK3
PP12V	BLC_CTL_PHY	BLC_CTL				BLC_PWM_1_R
PP12V	BLC_CTL_PHY	BLC_CTL				BLC_PWM_2_R
PP12V	BLC_CTL_PHY	BLC_CTL				BLC_PWM_3_R
PP12V	BLC_CTL_PHY	BLC_CTL				BLC_PWM_1
PP12V	BLC_CTL_PHY	BLC_CTL				BLC_PWM_2
PP12V	BLC_CTL_PHY	BLC_CTL				BLC_PWM_3
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRIVER_REF1
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRIVER_REF2
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRIVER_REF3
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRIVER_COMP1
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRIVER_COMP2
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRIVER_COMP3
PP12V	BLC_CTL_PHY	BLC_CTL				BCOMP1
PP12V	BLC_CTL_PHY	BLC_CTL				BCOMP2
PP12V	BLC_CTL_PHY	BLC_CTL				BCOMP3
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRIVER_FLT1
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRIVER_FLT2
PP12V	BLC_CTL_PHY	BLC_CTL				LED_DRIVER_FLT3
PP12V	BLC_CTL_PHY	BLC_CTL				LED_FLT_R_1
PP12V	BLC_CTL_PHY	BLC_CTL				LED_FLT_R_2
PP12V	BLC_CTL_PHY	BLC_CTL				LED_FLT_R_3
PP12V	BLC_CTL_PHY	BLC_CTL				PRE_REG_OUT_R
PP12V	BLC_CTL_PHY	BLC_CTL				BOOST_FB
PP12V	BLC_CTL_PHY	BLC_CTL				BOOST_COMP
PP12V	BLC_CTL_PHY	BLC_CTL				BOOST_COMP_C
PP12V	BLC_CTL_PHY	BLC_CTL		TRUE		BOOST_GDRV
PP12V	BLC_CTL_PHY	BLC_CTL		TRUE		BOOST_GDRV_R
PP12V	BLC_CTL_PHY	BLC_CTL				BOOST_ISNS
PP12V	BLC_CTL_PHY	BLC_CTL				BOOST_ISNS_R
PP12V	BLC_CTL_PHY	BLC_HV	80V			LED_DRV_R_DRAIN_1
PP12V	BLC_CTL_PHY	BLC_HV	80V			LED_DRV_R_DRAIN_2
PP12V	BLC_CTL_PHY	BLC_HV	80V			LED_DRV_R_DRAIN_3
OUTPUT BUS						
PP12V	POWER_BLC_RET	BLC_HV	80V			IS1_BLC_F
PP12V	POWER_BLC_RET	BLC_HV	80V			IS2_BLC_F
PP12V	POWER_BLC_RET	BLC_HV	80V			IS3_BLC_F
PP12V	POWER_BLC_RET	BLC_HV	80V			IS1_BLC
PP12V	POWER_BLC_RET	BLC_HV	80V			IS2_BLC
PP12V	POWER_BLC_RET	BLC_HV	80V			IS3_BLC</

SYNC MASTER=J17 ULTIMATE		SYNC DATE=05/16/2013	
PAGE TITLE			
BLC Constraints			
 Apple Inc.		DRAWING NUMBER	051-9884
		SIZE	D
		REVISION	A.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	124 OF 127
		SHEET	104 OF 106

	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
	GPU CORE PHASES																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
	<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th><td></td><td></td></tr><tr><td colspan="7">Input Bus</td><td></td></tr><tr><td>1897</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>PP12V_S0_GPUCORE FLT</td><td>69 70 71</td></tr><tr><td>1898</td><td>POWER</td><td>POWER</td><td>5V</td><td></td><td></td><td>PP5V_S0_GPU_VCORE VCC</td><td>69</td></tr><tr><td colspan="7">Local Ground</td><td></td></tr><tr><td>1899</td><td>GND</td><td>GND</td><td>0V</td><td></td><td></td><td>AGND_GPU</td><td>69</td></tr><tr><td colspan="7">Phase 1</td><td></td></tr><tr><td>1889</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>REG LVCC UB510</td><td>70</td></tr><tr><td>1890</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>REG UVCC UB510</td><td>70</td></tr><tr><td>1891</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG PWM GPUCORE 1</td><td>69 70</td></tr><tr><td>1892</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU PWM1_R</td><td>69</td></tr><tr><td>1893</td><td>POWER</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG PHASE GPUCORE 1</td><td>70</td></tr><tr><td>1894</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG BOOT GPUCORE 1</td><td>70</td></tr><tr><td>1895</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td>REG BOOT GPUCORE 1 RC</td><td>70</td></tr><tr><td>1896</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG UGATE GPUCORE 1</td><td>70</td></tr><tr><td>1897</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG LGATE GPUCORE 1</td><td>70</td></tr><tr><td>1898</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td>REG SNUBBER GPUCORE 1</td><td>70</td></tr><tr><td>1899</td><td>POWER</td><td>POWER</td><td>0.9V</td><td></td><td></td><td>PPGPUCORE S0 SENSE 1</td><td>70</td></tr><tr><td>1900</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>REG ISEN GCORE 1 P</td><td>69 70</td></tr><tr><td>1901</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>REG ISEN GCORE 1 N</td><td>69 70</td></tr><tr><td>1902</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>VR_GPU ISNS1_R P</td><td>69</td></tr><tr><td>1903</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>VR_GPU ISNS1_R N</td><td>69</td></tr><tr><td>1904</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>VR_GPU ISNS1_RR 2</td><td>69</td></tr><tr><td colspan="7">Phase 2</td><td></td></tr><tr><td>1897</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>REG LVCC UB530</td><td>70</td></tr><tr><td>1898</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG PWM GPUCORE 2</td><td>69 70</td></tr><tr><td>1899</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU PWM2_R</td><td>69</td></tr><tr><td>1900</td><td>POWER</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG PHASE GPUCORE 2</td><td>70</td></tr><tr><td>1901</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG BOOT GPUCORE 2</td><td>70</td></tr><tr><td>1902</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td>REG BOOT GPUCORE 2 RC</td><td>70</td></tr><tr><td>1903</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG UGATE GPUCORE 2</td><td>70</td></tr><tr><td>1904</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG LGATE GPUCORE 2</td><td>70</td></tr><tr><td>1905</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td>REG SNUBBER GPUCORE 2</td><td>70</td></tr><tr><td>1906</td><td>POWER</td><td>POWER</td><td>0.9V</td><td></td><td></td><td>PPGPUCORE S0 SENSE 2</td><td>70</td></tr><tr><td>1907</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>REG ISEN GCORE 2 P</td><td>69 70</td></tr><tr><td>1908</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>REG ISEN GCORE 2 N</td><td>69 70</td></tr><tr><td>1909</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>VR_GPU ISNS2_R P</td><td>69</td></tr><tr><td>1910</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>VR_GPU ISNS2_R N</td><td>69</td></tr><tr><td>1911</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>VR_GPU ISNS2_RR 2</td><td>69</td></tr><tr><td colspan="7">Phase 3</td><td></td></tr><tr><td>1907</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>REG VCC UB550</td><td>70</td></tr><tr><td>1908</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>REG UVCC UB550</td><td>70</td></tr><tr><td>1909</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>REG LVCC UB550</td><td>70</td></tr><tr><td>1910</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG PWM GPUCORE 3</td><td>69 70</td></tr><tr><td>1911</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU PWM3_R</td><td>69</td></tr><tr><td>1912</td><td>POWER</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG PHASE GPUCORE 3</td><td>70</td></tr><tr><td>1913</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG BOOT GPUCORE 3</td><td>70</td></tr><tr><td>1914</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td>REG BOOT GPUCORE 3 RC</td><td>70</td></tr><tr><td>1915</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG UGATE GPUCORE 3</td><td>70</td></tr><tr><td>1916</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG LGATE GPUCORE 3</td><td>70</td></tr><tr><td>1917</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td>REG SNUBBER GPUCORE 3</td><td>70</td></tr><tr><td>1918</td><td>POWER</td><td>POWER</td><td>0.9V</td><td></td><td></td><td>PPGPUCORE S0 SENSE 3</td><td>70</td></tr><tr><td>1919</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>REG ISEN GCORE 3 P</td><td>69 70</td></tr><tr><td>1920</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>REG ISEN GCORE 3 N</td><td>69 70</td></tr><tr><td>1921</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>VR_GPU ISNS3_R P</td><td>69</td></tr><tr><td>1922</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>VR_GPU ISNS3_R N</td><td>69</td></tr><tr><td>1923</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>VR_GPU ISNS3_RR 2</td><td>69</td></tr><tr><td colspan="7">Phase 4</td><td></td></tr><tr><td>1920</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>REG LVCC UB650</td><td>71</td></tr><tr><td>1921</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG PWM GPUCORE 4</td><td>69 71</td></tr><tr><td>1922</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU PWM4_R</td><td>69</td></tr><tr><td>1923</td><td>POWER</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG PHASE GPUCORE 4</td><td>71</td></tr><tr><td>1924</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG BOOT GPUCORE 4</td><td>71</td></tr><tr><td>1925</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td>REG BOOT GPUCORE 4 RC</td><td>71</td></tr><tr><td>1926</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG UGATE GPUCORE 4</td><td>71</td></tr><tr><td>1927</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG LGATE GPUCORE 4</td><td>71</td></tr><tr><td>1928</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td>REG SNUBBER GPUCORE 4</td><td>71</td></tr><tr><td>1929</td><td>POWER</td><td>POWER</td><td>0.9V</td><td></td><td></td><td>PPGPUCORE S0 SENSE 4</td><td>71</td></tr><tr><td>1930</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>REG ISEN GCORE 4 P</td><td>69 71</td></tr><tr><td>1931</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>REG ISEN GCORE 4 N</td><td>69 71</td></tr><tr><td>1932</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>VR_GPU ISNS4_R P</td><td>69</td></tr><tr><td>1933</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>VR_GPU ISNS4_R N</td><td>69</td></tr><tr><td>1934</td><td>ISNS_GPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td></td><td>VR_GPU ISNS4_RR 2</td><td>69</td></tr></table>								Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST			Input Bus								1897	POWER	POWER	12V			PP12V_S0_GPUCORE FLT	69 70 71	1898	POWER	POWER	5V			PP5V_S0_GPU_VCORE VCC	69	Local Ground								1899	GND	GND	0V			AGND_GPU	69	Phase 1								1889	POWER	POWER	12V			REG LVCC UB510	70	1890	POWER	POWER	12V			REG UVCC UB510	70	1891	VR_CTL_PHY	VR_CTL				REG PWM GPUCORE 1	69 70	1892	VR_CTL_PHY	VR_CTL				VR_GPU PWM1_R	69	1893	POWER	VR_SWITCH	12V	TRUE		REG PHASE GPUCORE 1	70	1894	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPUCORE 1	70	1895	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPUCORE 1 RC	70	1896	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPUCORE 1	70	1897	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPUCORE 1	70	1898	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG SNUBBER GPUCORE 1	70	1899	POWER	POWER	0.9V			PPGPUCORE S0 SENSE 1	70	1900	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 1 P	69 70	1901	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 1 N	69 70	1902	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS1_R P	69	1903	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS1_R N	69	1904	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS1_RR 2	69	Phase 2								1897	POWER	POWER	12V			REG LVCC UB530	70	1898	VR_CTL_PHY	VR_CTL				REG PWM GPUCORE 2	69 70	1899	VR_CTL_PHY	VR_CTL				VR_GPU PWM2_R	69	1900	POWER	VR_SWITCH	12V	TRUE		REG PHASE GPUCORE 2	70	1901	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPUCORE 2	70	1902	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPUCORE 2 RC	70	1903	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPUCORE 2	70	1904	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPUCORE 2	70	1905	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG SNUBBER GPUCORE 2	70	1906	POWER	POWER	0.9V			PPGPUCORE S0 SENSE 2	70	1907	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 2 P	69 70	1908	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 2 N	69 70	1909	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS2_R P	69	1910	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS2_R N	69	1911	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS2_RR 2	69	Phase 3								1907	POWER	POWER	12V			REG VCC UB550	70	1908	POWER	POWER	12V			REG UVCC UB550	70	1909	POWER	POWER	12V			REG LVCC UB550	70	1910	VR_CTL_PHY	VR_CTL				REG PWM GPUCORE 3	69 70	1911	VR_CTL_PHY	VR_CTL				VR_GPU PWM3_R	69	1912	POWER	VR_SWITCH	12V	TRUE		REG PHASE GPUCORE 3	70	1913	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPUCORE 3	70	1914	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPUCORE 3 RC	70	1915	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPUCORE 3	70	1916	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPUCORE 3	70	1917	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG SNUBBER GPUCORE 3	70	1918	POWER	POWER	0.9V			PPGPUCORE S0 SENSE 3	70	1919	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 3 P	69 70	1920	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 3 N	69 70	1921	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS3_R P	69	1922	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS3_R N	69	1923	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS3_RR 2	69	Phase 4								1920	POWER	POWER	12V			REG LVCC UB650	71	1921	VR_CTL_PHY	VR_CTL				REG PWM GPUCORE 4	69 71	1922	VR_CTL_PHY	VR_CTL				VR_GPU PWM4_R	69	1923	POWER	VR_SWITCH	12V	TRUE		REG PHASE GPUCORE 4	71	1924	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPUCORE 4	71	1925	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPUCORE 4 RC	71	1926	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPUCORE 4	71	1927	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPUCORE 4	71	1928	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG SNUBBER GPUCORE 4	71	1929	POWER	POWER	0.9V			PPGPUCORE S0 SENSE 4	71	1930	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 4 P	69 71	1931	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 4 N	69 71	1932	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS4_R P	69	1933	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS4_R N	69	1934	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS4_RR 2	69
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
Input Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
1897	POWER	POWER	12V			PP12V_S0_GPUCORE FLT	69 70 71																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1898	POWER	POWER	5V			PP5V_S0_GPU_VCORE VCC	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Local Ground																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
1899	GND	GND	0V			AGND_GPU	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Phase 1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
1889	POWER	POWER	12V			REG LVCC UB510	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1890	POWER	POWER	12V			REG UVCC UB510	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1891	VR_CTL_PHY	VR_CTL				REG PWM GPUCORE 1	69 70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1892	VR_CTL_PHY	VR_CTL				VR_GPU PWM1_R	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1893	POWER	VR_SWITCH	12V	TRUE		REG PHASE GPUCORE 1	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1894	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPUCORE 1	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1895	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPUCORE 1 RC	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1896	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPUCORE 1	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1897	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPUCORE 1	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1898	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG SNUBBER GPUCORE 1	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1899	POWER	POWER	0.9V			PPGPUCORE S0 SENSE 1	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1900	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 1 P	69 70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1901	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 1 N	69 70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1902	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS1_R P	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1903	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS1_R N	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1904	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS1_RR 2	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Phase 2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
1897	POWER	POWER	12V			REG LVCC UB530	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1898	VR_CTL_PHY	VR_CTL				REG PWM GPUCORE 2	69 70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1899	VR_CTL_PHY	VR_CTL				VR_GPU PWM2_R	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1900	POWER	VR_SWITCH	12V	TRUE		REG PHASE GPUCORE 2	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1901	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPUCORE 2	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1902	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPUCORE 2 RC	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1903	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPUCORE 2	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1904	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPUCORE 2	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1905	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG SNUBBER GPUCORE 2	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1906	POWER	POWER	0.9V			PPGPUCORE S0 SENSE 2	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1907	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 2 P	69 70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1908	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 2 N	69 70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1909	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS2_R P	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1910	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS2_R N	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1911	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS2_RR 2	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Phase 3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
1907	POWER	POWER	12V			REG VCC UB550	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1908	POWER	POWER	12V			REG UVCC UB550	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1909	POWER	POWER	12V			REG LVCC UB550	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1910	VR_CTL_PHY	VR_CTL				REG PWM GPUCORE 3	69 70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1911	VR_CTL_PHY	VR_CTL				VR_GPU PWM3_R	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1912	POWER	VR_SWITCH	12V	TRUE		REG PHASE GPUCORE 3	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1913	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPUCORE 3	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1914	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPUCORE 3 RC	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1915	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPUCORE 3	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1916	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPUCORE 3	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1917	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG SNUBBER GPUCORE 3	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1918	POWER	POWER	0.9V			PPGPUCORE S0 SENSE 3	70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1919	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 3 P	69 70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1920	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 3 N	69 70																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1921	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS3_R P	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1922	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS3_R N	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1923	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS3_RR 2	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Phase 4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
1920	POWER	POWER	12V			REG LVCC UB650	71																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1921	VR_CTL_PHY	VR_CTL				REG PWM GPUCORE 4	69 71																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1922	VR_CTL_PHY	VR_CTL				VR_GPU PWM4_R	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1923	POWER	VR_SWITCH	12V	TRUE		REG PHASE GPUCORE 4	71																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1924	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPUCORE 4	71																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1925	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPUCORE 4 RC	71																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1926	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPUCORE 4	71																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1927	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPUCORE 4	71																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1928	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG SNUBBER GPUCORE 4	71																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1929	POWER	POWER	0.9V			PPGPUCORE S0 SENSE 4	71																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1930	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 4 P	69 71																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1931	ISNS_GPU_CORE	SNS_DIFF_PHY				REG ISEN GCORE 4 N	69 71																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1932	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS4_R P	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1933	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS4_R N	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1934	ISNS_GPU_CORE	SNS_DIFF_PHY				VR_GPU ISNS4_RR 2	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
	GPU CORE CONTROLLER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
	<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th><td></td><td></td></tr><tr><td colspan="7">ISL6334</td><td></td></tr><tr><td>1849</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_COMP</td><td>69</td></tr><tr><td>1850</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_COMP_R</td><td>69</td></tr><tr><td>1851</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_COMP_RC</td><td>69</td></tr><tr><td>1852</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_FB</td><td>69</td></tr><tr><td>1853</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_FB_R</td><td>69</td></tr><tr><td>1854</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_VDIFF</td><td>69</td></tr><tr><td>1855</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_VDF_R1</td><td>69</td></tr><tr><td>1856</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_VDF_R2</td><td>69</td></tr><tr><td>1857</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_TCOMP</td><td>69</td></tr><tr><td>1858</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_OFS</td><td>69</td></tr><tr><td>1859</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_FS</td><td>69</td></tr><tr><td>1860</td><td>VR_CTL</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_EN_VTT</td><td>69</td></tr><tr><td>1861</td><td>VR_CTL</td><td>VR_CTL</td><td></td><td></td><td></td><td>PM_EN_REG_GPUCORE S0</td><td>69 76</td></tr><tr><td>1862</td><td>VR_CTL</td><td>VR_CTL</td><td></td><td></td><td></td><td>PM_PGOOD_REG_GPUCORE S0</td><td>69 76</td></tr><tr><td>1863</td><td>VR_CTL</td><td>VR_CTL</td><td></td><td></td><td></td><td>GPU_PSI_L</td><td>69 84</td></tr><tr><td>1864</td><td>VR_CTL</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_IOUT</td><td>69</td></tr><tr><td>1865</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_IMON</td><td>50 69 105</td></tr><tr><td>1866</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_FAN</td><td>69 105</td></tr><tr><td>1867</td><td>VR_CTL</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_VRDHOT</td><td>69</td></tr><tr><td>1868</td><td>VR_CTL</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_EN_PWR</td><td>69</td></tr><tr><td>1869</td><td>VR_CTL</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_SS</td><td>69</td></tr><tr><td>1870</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_DAC</td><td>69</td></tr><tr><td>1871</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_REF</td><td>69</td></tr><tr><td>1872</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_TM</td><td>69</td></tr><tr><td>1873</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_IMON</td><td>50 69 105</td></tr><tr><td>1874</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_FAN</td><td>69 105</td></tr><tr><td>1875</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_VRHOT</td><td>69 105</td></tr><tr><td>1876</td><td>VR_CTL</td><td>VR_CTL</td><td></td><td></td><td></td><td>GPU_PSI_R</td><td>69</td></tr><tr><td>1877</td><td>VR_CTL</td><td>VR_CTL</td><td></td><td></td><td></td><td>GPU_PSI_L_R</td><td>69</td></tr><tr><td>1878</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_IMON_R</td><td>69</td></tr><tr><td>1879</td><td>VSNS_GPU_VDD</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>VSNS_GPU_VDD</td><td>69 85</td></tr><tr><td>1880</td><td>VSNS_GPU_VSS</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>VSNS_GPU_VSS</td><td>69 85</td></tr><tr><td>1881</td><td>VSNS_GPU_VSS</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>VR_GPU_VSEN</td><td>69</td></tr><tr><td>1882</td><td>VSNS_GPU_VSS</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>VR_GPU_RGND</td><td>69</td></tr><tr><td colspan="7">GPU VIDS</td><td></td></tr><tr><td>1883</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>REG_GPUCORE VID7</td><td>69</td></tr><tr><td>1884</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>REG_GPUCORE VID6</td><td>69 85</td></tr><tr><td>1885</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>REG_GPUCORE VID5</td><td>69 85</td></tr><tr><td>1886</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>REG_GPUCORE VID4</td><td>69 85</td></tr><tr><td>1887</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>REG_GPUCORE VID3</td><td>69 85</td></tr><tr><td>1888</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>REG_GPUCORE VID2</td><td>69 85</td></tr><tr><td>1889</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>REG_GPUCORE VID1</td><td>69 85</td></tr><tr><td>1890</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>REG_GPUCORE VID0</td><td>69</td></tr><tr><td>1891</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>GPU_VCORE VID6</td><td>69</td></tr><tr><td>1892</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>GPU_VCORE VID5</td><td>84 85</td></tr><tr><td>1893</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>GPU_VCORE VID4</td><td>84 85</td></tr><tr><td>1894</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>GPU_VCORE VID3</td><td>84 85</td></tr><tr><td>1895</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>GPU_VCORE VID2</td><td>84 85</td></tr><tr><td>1896</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>GPU_VCORE VID1</td><td>84 85</td></tr><tr><td>1897</td><td></td><td>VR_VID</td><td></td><td></td><td></td><td>GPU_VCORE VID0</td><td>84 85</td></tr><tr><td colspan="7">Output Bus</td><td></td></tr><tr><td>1898</td><td>POWER</td><td>POWER</td><td>0.9V</td><td></td><td></td><td>PPVCORE_S0_GPU</td><td>87</td></tr></table>								Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST			ISL6334								1849	VR_CTL_PHY	VR_CTL				VR_GPU_COMP	69	1850	VR_CTL_PHY	VR_CTL				VR_GPU_COMP_R	69	1851	VR_CTL_PHY	VR_CTL				VR_GPU_COMP_RC	69	1852	VR_CTL_PHY	VR_CTL				VR_GPU_FB	69	1853	VR_CTL_PHY	VR_CTL				VR_GPU_FB_R	69	1854	VR_CTL_PHY	VR_CTL				VR_GPU_VDIFF	69	1855	VR_CTL_PHY	VR_CTL				VR_VDF_R1	69	1856	VR_CTL_PHY	VR_CTL				VR_VDF_R2	69	1857	VR_CTL_PHY	VR_CTL				VR_GPU_TCOMP	69	1858	VR_CTL_PHY	VR_CTL				VR_GPU_OFS	69	1859	VR_CTL_PHY	VR_CTL				VR_GPU_FS	69	1860	VR_CTL	VR_CTL				VR_GPU_EN_VTT	69	1861	VR_CTL	VR_CTL				PM_EN_REG_GPUCORE S0	69 76	1862	VR_CTL	VR_CTL				PM_PGOOD_REG_GPUCORE S0	69 76	1863	VR_CTL	VR_CTL				GPU_PSI_L	69 84	1864	VR_CTL	VR_CTL				VR_GPU_IOUT	69	1865	VR_CTL_PHY	VR_CTL				VR_GPU_IMON	50 69 105	1866	VR_CTL_PHY	VR_CTL				VR_GPU_FAN	69 105	1867	VR_CTL	VR_CTL				VR_GPU_VRDHOT	69	1868	VR_CTL	VR_CTL				VR_GPU_EN_PWR	69	1869	VR_CTL	VR_CTL				VR_GPU_SS	69	1870	VR_CTL_PHY	VR_CTL				VR_GPU_DAC	69	1871	VR_CTL_PHY	VR_CTL				VR_GPU_REF	69	1872	VR_CTL_PHY	VR_CTL				VR_GPU_TM	69	1873	VR_CTL_PHY	VR_CTL				VR_GPU_IMON	50 69 105	1874	VR_CTL_PHY	VR_CTL				VR_GPU_FAN	69 105	1875	VR_CTL_PHY	VR_CTL				VR_GPU_VRHOT	69 105	1876	VR_CTL	VR_CTL				GPU_PSI_R	69	1877	VR_CTL	VR_CTL				GPU_PSI_L_R	69	1878	VR_CTL_PHY	VR_CTL				VR_GPU_IMON_R	69	1879	VSNS_GPU_VDD	SNS_DIFF_PHY	SENSE			VSNS_GPU_VDD	69 85	1880	VSNS_GPU_VSS	SNS_DIFF_PHY	SENSE			VSNS_GPU_VSS	69 85	1881	VSNS_GPU_VSS	SNS_DIFF_PHY	SENSE			VR_GPU_VSEN	69	1882	VSNS_GPU_VSS	SNS_DIFF_PHY	SENSE			VR_GPU_RGND	69	GPU VIDS								1883		VR_VID				REG_GPUCORE VID7	69	1884		VR_VID				REG_GPUCORE VID6	69 85	1885		VR_VID				REG_GPUCORE VID5	69 85	1886		VR_VID				REG_GPUCORE VID4	69 85	1887		VR_VID				REG_GPUCORE VID3	69 85	1888		VR_VID				REG_GPUCORE VID2	69 85	1889		VR_VID				REG_GPUCORE VID1	69 85	1890		VR_VID				REG_GPUCORE VID0	69	1891		VR_VID				GPU_VCORE VID6	69	1892		VR_VID				GPU_VCORE VID5	84 85	1893		VR_VID				GPU_VCORE VID4	84 85	1894		VR_VID				GPU_VCORE VID3	84 85	1895		VR_VID				GPU_VCORE VID2	84 85	1896		VR_VID				GPU_VCORE VID1	84 85	1897		VR_VID				GPU_VCORE VID0	84 85	Output Bus								1898	POWER	POWER	0.9V			PPVCORE_S0_GPU	87																																																																																																																																																								
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
ISL6334																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
1849	VR_CTL_PHY	VR_CTL				VR_GPU_COMP	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1850	VR_CTL_PHY	VR_CTL				VR_GPU_COMP_R	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1851	VR_CTL_PHY	VR_CTL				VR_GPU_COMP_RC	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1852	VR_CTL_PHY	VR_CTL				VR_GPU_FB	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1853	VR_CTL_PHY	VR_CTL				VR_GPU_FB_R	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1854	VR_CTL_PHY	VR_CTL				VR_GPU_VDIFF	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1855	VR_CTL_PHY	VR_CTL				VR_VDF_R1	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1856	VR_CTL_PHY	VR_CTL				VR_VDF_R2	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1857	VR_CTL_PHY	VR_CTL				VR_GPU_TCOMP	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1858	VR_CTL_PHY	VR_CTL				VR_GPU_OFS	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1859	VR_CTL_PHY	VR_CTL				VR_GPU_FS	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1860	VR_CTL	VR_CTL				VR_GPU_EN_VTT	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1861	VR_CTL	VR_CTL				PM_EN_REG_GPUCORE S0	69 76																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1862	VR_CTL	VR_CTL				PM_PGOOD_REG_GPUCORE S0	69 76																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1863	VR_CTL	VR_CTL				GPU_PSI_L	69 84																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1864	VR_CTL	VR_CTL				VR_GPU_IOUT	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1865	VR_CTL_PHY	VR_CTL				VR_GPU_IMON	50 69 105																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1866	VR_CTL_PHY	VR_CTL				VR_GPU_FAN	69 105																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1867	VR_CTL	VR_CTL				VR_GPU_VRDHOT	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1868	VR_CTL	VR_CTL				VR_GPU_EN_PWR	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1869	VR_CTL	VR_CTL				VR_GPU_SS	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1870	VR_CTL_PHY	VR_CTL				VR_GPU_DAC	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1871	VR_CTL_PHY	VR_CTL				VR_GPU_REF	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1872	VR_CTL_PHY	VR_CTL				VR_GPU_TM	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1873	VR_CTL_PHY	VR_CTL				VR_GPU_IMON	50 69 105																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1874	VR_CTL_PHY	VR_CTL				VR_GPU_FAN	69 105																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1875	VR_CTL_PHY	VR_CTL				VR_GPU_VRHOT	69 105																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1876	VR_CTL	VR_CTL				GPU_PSI_R	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1877	VR_CTL	VR_CTL				GPU_PSI_L_R	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1878	VR_CTL_PHY	VR_CTL				VR_GPU_IMON_R	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1879	VSNS_GPU_VDD	SNS_DIFF_PHY	SENSE			VSNS_GPU_VDD	69 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1880	VSNS_GPU_VSS	SNS_DIFF_PHY	SENSE			VSNS_GPU_VSS	69 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1881	VSNS_GPU_VSS	SNS_DIFF_PHY	SENSE			VR_GPU_VSEN	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1882	VSNS_GPU_VSS	SNS_DIFF_PHY	SENSE			VR_GPU_RGND	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
GPU VIDS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
1883		VR_VID				REG_GPUCORE VID7	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1884		VR_VID				REG_GPUCORE VID6	69 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1885		VR_VID				REG_GPUCORE VID5	69 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1886		VR_VID				REG_GPUCORE VID4	69 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1887		VR_VID				REG_GPUCORE VID3	69 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1888		VR_VID				REG_GPUCORE VID2	69 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1889		VR_VID				REG_GPUCORE VID1	69 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1890		VR_VID				REG_GPUCORE VID0	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1891		VR_VID				GPU_VCORE VID6	69																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1892		VR_VID				GPU_VCORE VID5	84 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1893		VR_VID				GPU_VCORE VID4	84 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1894		VR_VID				GPU_VCORE VID3	84 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1895		VR_VID				GPU_VCORE VID2	84 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1896		VR_VID				GPU_VCORE VID1	84 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1897		VR_VID				GPU_VCORE VID0	84 85																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Output Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
1898	POWER	POWER	0.9V			PPVCORE_S0_GPU	87																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
	GPU FBVDDQ																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
	<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th><td></td><td></td></tr><tr><td colspan="7">Input Bus</td><td></td></tr><tr><td>1899</td><td>POWER</td><td>POWER</td><td>5V</td><td></td><td></td><td>REG VCC U7750</td><td>68</td></tr><tr><td>1900</td><td>POWER</td><td>POWER</td><td>5V</td><td></td><td></td><td>REG PVCC U7750</td><td>68</td></tr><tr><td colspan="7">Local Ground</td><td></td></tr><tr><td>1901</td><td>GND</td><td>GND</td><td>0V</td><td></td><td></td><td>AGND_FBVDDQ</td><td>68</td></tr><tr><td colspan="7">FBVDDQ</td><td></td></tr><tr><td>1902</td><td>POWER</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG PHASE FBVDDQ</td><td>68</td></tr><tr><td>1903</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG BOOT FBVDDQ</td><td>68</td></tr><tr><td>1904</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td>REG BOOT FBVDDQ RC</td><td>68</td></tr><tr><td>1905</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td>REG UGATE FBVDDQ</td><td>68</td></tr><tr><td>1906</td><td>VR_CTL</td></tr></table>								Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST			Input Bus								1899	POWER	POWER	5V			REG VCC U7750	68	1900	POWER	POWER	5V			REG PVCC U7750	68	Local Ground								1901	GND	GND	0V			AGND_FBVDDQ	68	FBVDDQ								1902	POWER	VR_SWITCH	12V	TRUE		REG PHASE FBVDDQ	68	1903	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT FBVDDQ	68	1904	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT FBVDDQ RC	68	1905	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE FBVDDQ	68	1906	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
Input Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
1899	POWER	POWER	5V			REG VCC U7750	68																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1900	POWER	POWER	5V			REG PVCC U7750	68																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Local Ground																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
1901	GND	GND	0V			AGND_FBVDDQ	68																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
FBVDDQ																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
1902	POWER	VR_SWITCH	12V	TRUE		REG PHASE FBVDDQ	68																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1903	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT FBVDDQ	68																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1904	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT FBVDDQ RC	68																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1905	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE FBVDDQ	68																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1906	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															

